{"id":"https://openalex.org/W2610217153","doi":"https://doi.org/10.1109/iscas.2017.8050379","title":"Seeking low-power synchronous/asynchronous systems: A FIR implementation case study","display_name":"Seeking low-power synchronous/asynchronous systems: A FIR implementation case study","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2610217153","doi":"https://doi.org/10.1109/iscas.2017.8050379","mag":"2610217153"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050379","doi":"https://doi.org/10.1109/iscas.2017.8050379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050379","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107944032","display_name":"Ali Skaf","orcid":"https://orcid.org/0000-0003-3614-026X","observed_orcids":["https://orcid.org/0000-0003-3614-026X"]},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210115142","display_name":"Syrian Private University","ror":"https://ror.org/01h8c9041","country_code":"SY","type":"education","lineage":["https://openalex.org/I4210115142"]}],"countries":["FR","SY"],"is_corresponding":false,"raw_author_name":"Ali Skaf","raw_affiliation_strings":["Syrian Private University, Damascus, Syria","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syrian Private University, Damascus, Syria","institution_ids":["https://openalex.org/I4210115142"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110714624","display_name":"Jean Simatic","orcid":"https://orcid.org/0000-0003-4201-1907","observed_orcids":["https://orcid.org/0000-0003-4201-1907"]},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean Simatic","raw_affiliation_strings":["Univ. Grenoble Alpes, Grenoble","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, Grenoble","institution_ids":["https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510","observed_orcids":["https://orcid.org/0000-0002-6045-8510"]},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["Univ. Grenoble Alpes, Grenoble","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, Grenoble","institution_ids":["https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3882,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.48222487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8003000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8003000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.11180000007152557,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.06159999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8069999814033508},{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.8489999771118164},{"id":"https://openalex.org/keywords/synchronous-circuits","display_name":"synchronous circuits","score":0.9190000295639038},{"id":"https://openalex.org/keywords/fir-filters","display_name":"FIR filters","score":0.9279999732971191},{"id":"https://openalex.org/keywords/hardware-architecture-optimization","display_name":"hardware architecture optimization","score":0.7720000147819519},{"id":"https://openalex.org/keywords/embedded-systems","display_name":"embedded systems","score":0.6079999804496765},{"id":"https://openalex.org/keywords/internet-of-things","display_name":"Internet of Things","score":0.7730000019073486},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.7770000100135803},{"id":"https://openalex.org/keywords/area-and-power-reduction","display_name":"area and power reduction","score":0.6470000147819519}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6964335441589355},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6692788600921631},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6380085945129395},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6084643602371216},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5812991261482239},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.49670320749282837},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47163888812065125},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.4534192681312561},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4196428656578064},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3600228726863861},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.24744608998298645},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18323424458503723},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2017.8050379","doi":"https://doi.org/10.1109/iscas.2017.8050379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050379","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01514224v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-01514224","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Circuits and Systems (ISCAS 2017), May 2017, Baltimore, MD, United States. pp.1-4, ⟨10.1109/ISCAS.2017.8050379⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G6175499886","display_name":"Systemes et Algorithmes Pervasifs au confluent des mondes physique et num\u00e9rique","funder_award_id":"ANR-11-LABX-0025","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W122486620","https://openalex.org/W2017524753","https://openalex.org/W2052540181","https://openalex.org/W2116229871","https://openalex.org/W2122144558","https://openalex.org/W2128739788","https://openalex.org/W2131554460","https://openalex.org/W2136511864","https://openalex.org/W2137541450","https://openalex.org/W2145277443","https://openalex.org/W2151247750","https://openalex.org/W2160560570","https://openalex.org/W2165766091","https://openalex.org/W2170852533","https://openalex.org/W2409463290","https://openalex.org/W4206468536"],"related_works":["https://openalex.org/W4288347326","https://openalex.org/W2949293450","https://openalex.org/W2160736088","https://openalex.org/W2161271970","https://openalex.org/W2615865422","https://openalex.org/W2148292279","https://openalex.org/W2113709645","https://openalex.org/W2138960131","https://openalex.org/W2131571808","https://openalex.org/W1516961173"],"abstract_inverted_index":{"Seeking":[0],"low-power":[1],"consumption":[2,127],"high-performance":[3],"embedded":[4,56],"systems":[5,57],"has":[6],"been":[7],"at":[8,111],"the":[9,16,19,24,50,70,76,80,92,107,131,144,149],"center":[10],"of":[11,27,39,91,148,153],"interest":[12],"for":[13,18],"researchers":[14],"around":[15],"world":[17],"last":[20],"decades,":[21],"especially":[22],"with":[23,97],"recent":[25],"boom":[26],"different":[28],"hand-held":[29],"battery-operated":[30],"mobile":[31],"connected":[32,45],"devices.":[33],"The":[34,87,114],"new":[35,88],"trends":[36],"and":[37,42,61,100,122],"needs":[38],"faster,":[40],"smarter":[41],"smaller":[43],"internet":[44],"systems,":[46],"also":[47],"known":[48],"as":[49,83],"IoT,":[51],"require":[52],"developing":[53],"very-low":[54],"power":[55,126],"including":[58],"actuators,":[59],"sensors":[60],"signal":[62],"processors.":[63],"In":[64],"this":[65],"paper,":[66],"we":[67],"focus":[68],"on":[69],"architecture":[71,117],"optimization":[72],"efforts":[73],"to":[74,124,130,138,142],"reduce":[75],"required":[77],"activity":[78],"using":[79,106],"FIR":[81,93,102,116],"filter":[82,94,103],"a":[84],"demonstration":[85],"example.":[86],"optimized":[89],"implementation":[90],"was":[95],"compared":[96,129],"other":[98],"synchronous":[99,134],"asynchronous":[101],"versions":[104],"realized":[105],"ALPS":[108],"framework":[109,155],"developed":[110],"TIMA":[112],"laboratory.":[113],"obtained":[115],"exhibits":[118],"43%":[119],"less":[120],"area":[121],"up":[123],"61%":[125],"reduction":[128],"best":[132],"previous":[133],"implementation.":[135],"We":[136],"plan":[137],"use":[139],"these":[140],"results":[141],"improve":[143],"automatically":[145],"generated":[146],"datapath":[147],"high-level":[150],"synthesis":[151],"tool":[152],"our":[154],"(ALPS-HLS).":[156]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-10-25T09:29:13.331239","created_date":"2017-05-12T00:00:00"}