{"id":"https://openalex.org/W2593432307","doi":"https://doi.org/10.1109/isscc.2017.7870451","title":"26.4 A 0.4-to-1V 1MHz-to-2GHz switched-capacitor adiabatic clock driver achieving 55.6% clock power reduction","display_name":"26.4 A 0.4-to-1V 1MHz-to-2GHz switched-capacitor adiabatic clock driver achieving 55.6% clock power reduction","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2593432307","doi":"https://doi.org/10.1109/isscc.2017.7870451","mag":"2593432307"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2017.7870451","doi":"https://doi.org/10.1109/isscc.2017.7870451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870451","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011014480","display_name":"Loai G. Salem","orcid":"https://orcid.org/0000-0002-5652-5098","observed_orcids":["https://orcid.org/0000-0002-5652-5098"]},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Loai G. Salem","raw_affiliation_strings":["University of California, San Diego, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, CA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044161396","display_name":"Patrick P. Mercier","orcid":"https://orcid.org/0000-0003-1488-5076","observed_orcids":["https://orcid.org/0000-0003-1488-5076"]},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick P. Mercier","raw_affiliation_strings":["University of California, San Diego, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, CA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":2.7166,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89894185,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"442","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9394999742507935,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9394999742507935,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.035599999129772186,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.01209999993443489,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-power-reduction","display_name":"clock power reduction","score":0.3799999952316284},{"id":"https://openalex.org/keywords/low-power-clocking","display_name":"low-power clocking","score":0.43700000643730164},{"id":"https://openalex.org/keywords/near-threshold-operation","display_name":"near-threshold operation","score":0.5889999866485596}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6272798776626587},{"id":"https://openalex.org/C176661527","wikidata":"https://www.wikidata.org/wiki/Q746935","display_name":"Reactance","level":3,"score":0.6009325385093689},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5596029162406921},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5373604893684387},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.5327358841896057},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5012288093566895},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4983212947845459},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4847961962223053},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4735890030860901},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47165051102638245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44007444381713867},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4191927909851074},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.332017183303833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2962300181388855},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.27132466435432434},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.26599907875061035},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24444860219955444},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2118968963623047},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2017.7870451","doi":"https://doi.org/10.1109/isscc.2017.7870451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870451","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7207000255584717,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1505272351","https://openalex.org/W2013825797","https://openalex.org/W2073080323","https://openalex.org/W6630124008"],"related_works":["https://openalex.org/W2162539601","https://openalex.org/W2565607254","https://openalex.org/W1995250467","https://openalex.org/W2145222465","https://openalex.org/W4232663506","https://openalex.org/W2099523265","https://openalex.org/W4403813783","https://openalex.org/W2289575812","https://openalex.org/W2141899893","https://openalex.org/W2169287990"],"abstract_inverted_index":{"Clock":[0],"distribution":[1,16,93],"in":[2,55,105],"modern":[3,71,174],"SoCs":[4],"consumes":[5],"a":[6,37,87,184,201],"significant":[7],"fraction":[8],"of":[9,32,113,173],"total":[10],"chip":[11,66],"power.":[12],"To":[13,177],"reduce":[14],"clock":[15,34,77,92,194],"power,":[17],"resonant":[18,107],"clocking":[19,108,188],"schemes,":[20],"where":[21],"an":[22],"inductive":[23],"reactance":[24,31],"is":[25,86],"used":[26],"to":[27,57,60,89,130,138,141,198],"cancel":[28],"the":[29,62,79,139,169],"capacitive":[30],"global":[33,114],"networks":[35],"at":[36,51],"given":[38],"resonance":[39,145],"frequency,":[40],"fo,":[41],"have":[42],"been":[43],"proposed.":[44],"Conventionally,":[45],"such":[46,121],"schemes":[47,94],"are":[48,128],"only":[49],"suitable":[50],"high":[52],"multi-GHz":[53],"frequencies":[54],"order":[56],"be":[58],"able":[59],"place":[61],"employed":[63],"inductors":[64,126],"on":[65],"[1,":[67],"2].":[68],"Since":[69],"many":[70],"energy-efficient":[72],"SoC":[73],"designs":[74],"optimize":[75],"for":[76,154],"frequenciesDDto":[78],"MHz":[80],"and":[81,127,133,165],"near-threshold":[82],"regimes,":[83],"respectively,":[84,136],"there":[85],"need":[88,140],"develop":[90],"low-power":[91],"that":[95,190],"can":[96],"work":[97,104],"across":[98],"increasingly":[99],"wider":[100],"operating":[101],"ranges.":[102],"Recent":[103],"quasi-continuous":[106],"has":[109,150],"proposed":[110],"intermittent":[111],"cancelation":[112],"clock-tree":[115],"capacitance":[116],"during":[117],"edge":[118],"transitions,":[119],"however,":[120],"techniques":[122],"require":[123,159],"large":[124,160],"off-chip":[125,163],"limited":[129],"0.98MHz":[131],"[3]":[132],"150MHz":[134],"[4],":[135],"owing":[137],"operate":[142],"well":[143],"below":[144],"(i.e.,o/10).":[146],"Thus,":[147],"while":[148],"prior-art":[149],"shown":[151],"power":[152,209],"reduction":[153],"targeted":[155],"applications,":[156],"they":[157],"all":[158],"on-":[161],"or":[162],"magnetics,":[164],"do":[166],"not":[167],"meet":[168],"MHz-to-GHz":[170],"frequency-range":[171],"needs":[172],"DVFS-enabled":[175],"SoCs.":[176],"address":[178],"these":[179],"problems,":[180],"this":[181],"paper":[182],"introduces":[183],"fully":[185],"integrated":[186],"adiabatic":[187],"scheme":[189],"efficiently":[191],"synthesizes":[192],"n-step":[193],"waveforms":[195],"from":[196],"1MHz":[197],"2GHz":[199],"via":[200],"switched-capacitor":[202],"DC-AC":[203],"multi-level":[204],"inverter":[205],"topology,":[206],"theoretically":[207],"reducing":[208],"by":[210],"1/n":[211],"without":[212],"using":[213],"any":[214],"magnetic":[215],"component.":[216]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2017-03-16T00:00:00"}