{"id":"https://openalex.org/W2583522158","doi":null,"title":"Implementasi pada FPGA atas Soft-Output Viterbi Algorithm (SOVA) untuk Pengawasandian Turbo","display_name":"Implementasi pada FPGA atas Soft-Output Viterbi Algorithm (SOVA) untuk Pengawasandian Turbo","publication_year":2014,"publication_date":"2014-11-13","ids":{"openalex":"https://openalex.org/W2583522158","mag":"2583522158"},"language":"id","primary_location":{"id":"pmh:oai:journal.ugm.ac.id:article/3116","doi":null,"is_oa":true,"landing_page_url":"https://jurnal.ugm.ac.id/v3/JNTETI/article/view/3116","pdf_url":"https://jurnal.ugm.ac.id/v3/JNTETI/article/download/3116/1083","source":{"id":"https://openalex.org/S4210240522","display_name":"Jurnal Nasional Teknik Elektro dan Teknologi Informasi (JNTETI)","issn_l":"2301-4156","issn":["2301-4156","2460-5719"],"is_oa":true,"is_in_doaj":true,"is_core":false,"listed_in":["doaj"],"host_organization":"https://openalex.org/P4310314959","host_organization_name":"Gadjah Mada University","host_organization_lineage":["https://openalex.org/P4310314959"],"host_organization_lineage_names":["Gadjah Mada University"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10.22146/jnteti.v2i4","raw_type":"info:eu-repo/semantics/article"},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://jurnal.ugm.ac.id/v3/JNTETI/article/download/3116/1083","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051019799","display_name":"Daryus Chandra","orcid":"https://orcid.org/0000-0003-2406-7229","observed_orcids":["https://orcid.org/0000-0003-2406-7229"]},"institutions":[{"id":"https://openalex.org/I165230279","display_name":"Universitas Gadjah Mada","ror":"https://ror.org/03ke6d638","country_code":"ID","type":"education","lineage":["https://openalex.org/I165230279"]},{"id":"https://openalex.org/I4210147600","display_name":"Universitas Teknologi Yogyakarta","ror":"https://ror.org/04jbp8w50","country_code":"ID","type":"education","lineage":["https://openalex.org/I4210147600"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Daryus Chandra","raw_affiliation_strings":["Universitas Gadjah Mada","1Mahasiswa Jurusan Teknik Elektro dan Teknologi Informasi#R##N#FT UGM, Jalan Grafika no.2 Yogyakarta, 55281, INDONESIA (email:#R##N#daryus_te09@mail.ugm.ac.id)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitas Gadjah Mada","institution_ids":["https://openalex.org/I165230279"]},{"raw_affiliation_string":"1Mahasiswa Jurusan Teknik Elektro dan Teknologi Informasi#R##N#FT UGM, Jalan Grafika no.2 Yogyakarta, 55281, INDONESIA (email:#R##N#daryus_te09@mail.ugm.ac.id)","institution_ids":["https://openalex.org/I4210147600"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057373399","display_name":"Budi Setiyanto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I165230279","display_name":"Universitas Gadjah Mada","ror":"https://ror.org/03ke6d638","country_code":"ID","type":"education","lineage":["https://openalex.org/I165230279"]},{"id":"https://openalex.org/I4210147600","display_name":"Universitas Teknologi Yogyakarta","ror":"https://ror.org/04jbp8w50","country_code":"ID","type":"education","lineage":["https://openalex.org/I4210147600"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Budi Setiyanto","raw_affiliation_strings":["Universitas Gadjah Mada","Dosen Jurusan Teknik Elektro dan Teknologi Informasi,#R##N#Jalan Grafika no.2 Yogyakarta, 55281, INDONESIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitas Gadjah Mada","institution_ids":["https://openalex.org/I165230279"]},{"raw_affiliation_string":"Dosen Jurusan Teknik Elektro dan Teknologi Informasi,#R##N#Jalan Grafika no.2 Yogyakarta, 55281, INDONESIA","institution_ids":["https://openalex.org/I4210147600"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079804283","display_name":"Sri Suning Kusumawardani","orcid":"https://orcid.org/0000-0003-1705-3232","observed_orcids":["https://orcid.org/0000-0003-1705-3232"]},"institutions":[{"id":"https://openalex.org/I165230279","display_name":"Universitas Gadjah Mada","ror":"https://ror.org/03ke6d638","country_code":"ID","type":"education","lineage":["https://openalex.org/I165230279"]},{"id":"https://openalex.org/I4210147600","display_name":"Universitas Teknologi Yogyakarta","ror":"https://ror.org/04jbp8w50","country_code":"ID","type":"education","lineage":["https://openalex.org/I4210147600"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Sri Suning Kusumawardani","raw_affiliation_strings":["Universitas Gadjah Mada","Dosen Jurusan Teknik Elektro dan Teknologi Informasi,#R##N#Jalan Grafika no.2 Yogyakarta, 55281, INDONESIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitas Gadjah Mada","institution_ids":["https://openalex.org/I165230279"]},{"raw_affiliation_string":"Dosen Jurusan Teknik Elektro dan Teknologi Informasi,#R##N#Jalan Grafika no.2 Yogyakarta, 55281, INDONESIA","institution_ids":["https://openalex.org/I4210147600"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38586356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9570000171661377,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9570000171661377,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.03779999911785126,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.002400000113993883,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-output-viterbi-algorithm","display_name":"soft output Viterbi algorithm","score":0.9290000200271606},{"id":"https://openalex.org/keywords/turbo-codes","display_name":"turbo codes","score":0.8059999942779541},{"id":"https://openalex.org/keywords/turbo-decoding","display_name":"turbo decoding","score":0.8790000081062317},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.9789999723434448},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8550000190734863},{"id":"https://openalex.org/keywords/xilinx-spartan-3e","display_name":"Xilinx Spartan-3E","score":0.8479999899864197},{"id":"https://openalex.org/keywords/error-correction-capability","display_name":"error correction capability","score":0.6740000247955322},{"id":"https://openalex.org/keywords/maximum-a-posteriori-decoding","display_name":"maximum a posteriori decoding","score":0.6549999713897705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7963990569114685},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.786695122718811},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.7524672746658325},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.7034245133399963},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.6075517535209656},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5990101099014282},{"id":"https://openalex.org/C157899210","wikidata":"https://www.wikidata.org/wiki/Q1395022","display_name":"Convolutional code","level":3,"score":0.5985033512115479},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.561798095703125},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4815942943096161},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45846471190452576},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.41638684272766113},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3573095202445984},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.14532285928726196},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.08564072847366333}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:journal.ugm.ac.id:article/3116","doi":null,"is_oa":true,"landing_page_url":"https://jurnal.ugm.ac.id/v3/JNTETI/article/view/3116","pdf_url":"https://jurnal.ugm.ac.id/v3/JNTETI/article/download/3116/1083","source":{"id":"https://openalex.org/S4210240522","display_name":"Jurnal Nasional Teknik Elektro dan Teknologi Informasi (JNTETI)","issn_l":"2301-4156","issn":["2301-4156","2460-5719"],"is_oa":true,"is_in_doaj":true,"is_core":false,"listed_in":["doaj"],"host_organization":"https://openalex.org/P4310314959","host_organization_name":"Gadjah Mada University","host_organization_lineage":["https://openalex.org/P4310314959"],"host_organization_lineage_names":["Gadjah Mada University"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10.22146/jnteti.v2i4","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:journal.ugm.ac.id:article/3116","doi":null,"is_oa":true,"landing_page_url":"https://jurnal.ugm.ac.id/v3/JNTETI/article/view/3116","pdf_url":"https://jurnal.ugm.ac.id/v3/JNTETI/article/download/3116/1083","source":{"id":"https://openalex.org/S4210240522","display_name":"Jurnal Nasional Teknik Elektro dan Teknologi Informasi (JNTETI)","issn_l":"2301-4156","issn":["2301-4156","2460-5719"],"is_oa":true,"is_in_doaj":true,"is_core":false,"listed_in":["doaj"],"host_organization":"https://openalex.org/P4310314959","host_organization_name":"Gadjah Mada University","host_organization_lineage":["https://openalex.org/P4310314959"],"host_organization_lineage_names":["Gadjah Mada University"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10.22146/jnteti.v2i4","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2583522158.pdf","grobid_xml":"https://content.openalex.org/works/W2583522158.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2235096448","https://openalex.org/W2539890378","https://openalex.org/W2077824016","https://openalex.org/W2407673829","https://openalex.org/W1575473490","https://openalex.org/W2277002641","https://openalex.org/W2587634042","https://openalex.org/W1572593374","https://openalex.org/W4244544137","https://openalex.org/W2358364020"],"abstract_inverted_index":{"There":[0],"are":[1,15],"two":[2],"kinds":[3],"of":[4,90,117],"algorithm":[5],"that":[6,83],"widely":[7],"used":[8],"for":[9,53,142,152],"decoding":[10,54,154],"the":[11,37,69,73,78,91],"turbo":[12,55,153],"codes,":[13],"those":[14],"Soft-Output":[16],"Viterbi":[17],"Algorithm":[18,24,27],"(SOVA)":[19],"and":[20,72,104,161],"Maximum":[21],"A":[22],"Posteriori":[23],"(MAP).":[25],"MAP":[26],"gives":[28],"a":[29,51],"better":[30],"result":[31,81],"on":[32,77],"error":[33,128,145],"correcting":[34],"capability,":[35],"but":[36,134],"consequence":[38],"it":[39],"has":[40],"higher":[41],"complexity":[42],"algorithm,":[43],"in":[44,94],"contrary":[45],"to":[46,122,125,137],"SOVA.":[47],"This":[48],"paper":[49],"presented":[50],"design":[52,74],"codes":[56],"using":[57],"SOVA":[58,84,118,135,147,157],"with":[59,108,159],"Very":[60],"high-speed":[61],"integrated":[62],"circuit":[63],"Hardware":[64],"Description":[65],"Language":[66],"(VHDL)":[67],"as":[68],"modelling":[70],"program":[71],"is":[75,112,120],"implemented":[76,151],"FPGA.":[79],"Implementation":[80],"shows":[82],"occupies":[85],"159":[86],"slices":[87,93],"or":[88],"3%":[89],"available":[92],"Xilinx":[95],"Spartan-3E,":[96],"105":[97],"flip":[98],"flop":[99],"(1%),":[100],"278":[101],"LUT":[102],"(2%),":[103],"141":[105],"IOB":[106],"(60%)":[107],"maximum":[109],"frequency":[110],"clock":[111],"43,384":[113],"MHz.":[114],"FPGA":[115],"implementation":[116],"decoder":[119,148,158],"able":[121],"correct":[123],"up":[124],"six":[126],"non-burst":[127],"symbols":[129],"from":[130],"16":[131],"received":[132],"symbols,":[133],"fails":[136],"perform":[138],"its":[139],"errorcorrecting":[140],"capability":[141],"three":[143],"consecutive":[144],"symbols.":[146],"can":[149],"be":[150],"by":[155],"combining":[156],"interleaver":[160],"deinterleaver.":[162]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2017-02-10T00:00:00"}