{"id":"https://openalex.org/W2575998282","doi":"https://doi.org/10.1109/ccaa.2016.7813952","title":"Qualification of tied-off signals inSoC verification using mutation analysis","display_name":"Qualification of tied-off signals inSoC verification using mutation analysis","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2575998282","doi":"https://doi.org/10.1109/ccaa.2016.7813952","mag":"2575998282"},"language":"en","primary_location":{"id":"doi:10.1109/ccaa.2016.7813952","doi":"https://doi.org/10.1109/ccaa.2016.7813952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccaa.2016.7813952","pdf_url":null,"source":{"id":"https://openalex.org/S4306423450","display_name":"International Conference on Computing, Communication and Automation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Computing, Communication and Automation (ICCCA)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046924567","display_name":"Prokash Ghosh","orcid":"https://orcid.org/0000-0002-9939-2774","observed_orcids":["https://orcid.org/0000-0002-9939-2774"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Prokash Ghosh","raw_affiliation_strings":["Freescale Semiconductor (Part of NXP semiconductor), India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor (Part of NXP semiconductor), India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5046924567"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1464","last_page":"1469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7592999935150146,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7592999935150146,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1476999968290329,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.07039999961853027,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soc-verification","display_name":"SoC verification","score":0.6779999732971191},{"id":"https://openalex.org/keywords/mutation-testing","display_name":"mutation testing","score":0.9649999737739563},{"id":"https://openalex.org/keywords/fault-detection","display_name":"fault detection","score":0.5429999828338623}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7717358469963074},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5136979818344116},{"id":"https://openalex.org/C161821725","wikidata":"https://www.wikidata.org/wiki/Q917415","display_name":"Regression testing","level":5,"score":0.5089106559753418},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49136772751808167},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4773043394088745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45728084444999695},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4386186897754669},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4293450117111206},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3689734935760498},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33203306794166565},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3222655653953552},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18391287326812744},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.17571109533309937},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14393717050552368},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1268523633480072},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.09502390027046204}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccaa.2016.7813952","doi":"https://doi.org/10.1109/ccaa.2016.7813952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccaa.2016.7813952","pdf_url":null,"source":{"id":"https://openalex.org/S4306423450","display_name":"International Conference on Computing, Communication and Automation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Computing, Communication and Automation (ICCCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1550641714","https://openalex.org/W1587906942","https://openalex.org/W1602612484","https://openalex.org/W2123843480","https://openalex.org/W2135841285"],"related_works":["https://openalex.org/W2569302909","https://openalex.org/W6996102899","https://openalex.org/W2160953128","https://openalex.org/W2125301519","https://openalex.org/W2038688182","https://openalex.org/W2749723164","https://openalex.org/W1587906942","https://openalex.org/W7099106234","https://openalex.org/W2551524848","https://openalex.org/W2358360848"],"abstract_inverted_index":{"In":[0,56],"typical":[1],"MP(multi-processor)-SoCs,":[2],"there":[3],"are":[4,11,60,91,125],"several":[5],"thousands":[6],"of":[7,17,35,80,86,96,143,153,162],"tie-off":[8],"signals.":[9],"These":[10],"growing":[12],"as":[13],"complexity":[14],"and":[15,151],"size":[16],"SoC":[18,49,52,87,175],"is":[19,26,106],"increasing":[20],"day":[21],"by":[22],"day.":[23],"Mutation":[24],"testing":[25,53],"popular":[27],"to":[28,43,119,159,168,178,188],"find":[29],"faults":[30],"in":[31,48,127],"the":[32,45,154,174],"software":[33,36],"program":[34],"system":[37],"design.":[38,88],"There":[39],"were":[40],"many":[41],"attempts":[42],"apply":[44],"same":[46],"concept":[47],"or":[50,54,164],"embedded":[51],"verification.":[55],"this":[57],"paper,":[58],"we":[59],"proposing":[61],"a":[62],"verification":[63,165,176],"methodology":[64,76],"which":[65],"qualifies":[66],"tied-off":[67,81,98,121,169],"signal":[68,99,114,170],"values":[69,82,124],"based":[70],"on":[71],"mutation":[72],"testing.":[73],"The":[74],"proposed":[75,155],"discusses":[77],"extraction":[78],"process":[79],"for":[83,108,131,139,192],"different":[84],"instances":[85],"Different":[89],"mutants":[90],"generated":[92],"using":[93],"inverted":[94,112],"value":[95],"each":[97,109,132],"per":[100,111],"IP":[101,110,141,194],"instance":[102],"basis.":[103],"Later":[104],"regression":[105],"run":[107],"TF":[113,183],"(bit)":[115],"value.":[116],"It":[117,172],"helps":[118,158],"list":[120],"signals,":[122],"whose":[123],"insensitive":[126],"present":[128],"testbench/testcases/verification":[129],"environment":[130,166],"IP.":[133],"This":[134,157],"testbench":[135],"infrastructure":[136],"was":[137],"implemented":[138],"few":[140],"modules":[142],"SoCdesign.":[144],"We":[145],"have":[146],"shared":[147],"implementation":[148],"details,":[149],"results":[150],"impacts":[152],"methodology.":[156],"detect":[160],"inadequacy":[161],"testcase(s)/testbench":[163],"related":[167],"faults.":[171],"improves":[173],"quality":[177],"high":[179],"standard.":[180],"Finally,":[181],"qualified":[182],"signals":[184],"can":[185],"be":[186],"used":[187],"write":[189],"UVM":[190],"sequence":[191],"relevant":[193],"instances.":[195]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2017-01-26T00:00:00"}