{"id":"https://openalex.org/W2575238060","doi":"https://doi.org/10.1109/rteict.2016.7808163","title":"Design of delay efficient modified 16 bit Wallace multiplier","display_name":"Design of delay efficient modified 16 bit Wallace multiplier","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2575238060","doi":"https://doi.org/10.1109/rteict.2016.7808163","mag":"2575238060"},"language":"en","primary_location":{"id":"doi:10.1109/rteict.2016.7808163","doi":"https://doi.org/10.1109/rteict.2016.7808163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rteict.2016.7808163","pdf_url":null,"source":{"id":"https://openalex.org/S4306418709","display_name":"IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109779474","display_name":"G. Challa Ram","orcid":"https://orcid.org/0000-0002-3790-1318","observed_orcids":["https://orcid.org/0000-0002-3790-1318"]},"institutions":[{"id":"https://openalex.org/I4400009046","display_name":"SRKR Engineering College","ror":"https://ror.org/038qac964","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400009046"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. Challa Ram","raw_affiliation_strings":["Department of ECE, SRKR Engineering College, Bhimavaram, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, SRKR Engineering College, Bhimavaram, India","institution_ids":["https://openalex.org/I4400009046"]}]},{"author_position":"middle","author":{"id":null,"display_name":"D. Sudha Rani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4400009046","display_name":"SRKR Engineering College","ror":"https://ror.org/038qac964","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400009046"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"D. Sudha Rani","raw_affiliation_strings":["Department of ECE, SRKR Engineering College, Bhimavaram, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, SRKR Engineering College, Bhimavaram, India","institution_ids":["https://openalex.org/I4400009046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035407431","display_name":"R Balasaikesava","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4400009046","display_name":"SRKR Engineering College","ror":"https://ror.org/038qac964","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400009046"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Balasaikesava","raw_affiliation_strings":["Department of ECE, SRKR Engineering College, Bhimavaram, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, SRKR Engineering College, Bhimavaram, India","institution_ids":["https://openalex.org/I4400009046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067044065","display_name":"K. Bala Sindhuri","orcid":"https://orcid.org/0000-0001-7892-2062","observed_orcids":["https://orcid.org/0000-0001-7892-2062"]},"institutions":[{"id":"https://openalex.org/I4400009046","display_name":"SRKR Engineering College","ror":"https://ror.org/038qac964","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400009046"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Bala Sindhuri","raw_affiliation_strings":["Department of ECE, SRKR Engineering College, Bhimavaram, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, SRKR Engineering College, Bhimavaram, India","institution_ids":["https://openalex.org/I4400009046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4400009046"],"apc_list":null,"apc_paid":null,"fwci":2.3251,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.88479914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1887","last_page":"1891"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8080999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8080999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.08290000259876251,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.0689999982714653,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wallace-multiplier","display_name":"Wallace multiplier","score":0.8899999856948853},{"id":"https://openalex.org/keywords/16-bit-multiplier","display_name":"16-bit multiplier","score":0.8420000076293945},{"id":"https://openalex.org/keywords/delay-optimization","display_name":"delay optimization","score":0.5789999961853027},{"id":"https://openalex.org/keywords/carry-select-adder","display_name":"carry select adder","score":0.9470000267028809},{"id":"https://openalex.org/keywords/binary-to-excess-1-converter","display_name":"binary to excess-1 converter","score":0.878000020980835},{"id":"https://openalex.org/keywords/dadda-multiplier","display_name":"Dadda multiplier","score":0.9539999961853027},{"id":"https://openalex.org/keywords/array-multiplier","display_name":"array multiplier","score":0.9459999799728394},{"id":"https://openalex.org/keywords/partial-product-addition","display_name":"partial product addition","score":0.8050000071525574},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7480000257492065},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6800000071525574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6433684825897217},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6255589723587036},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5929083228111267},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5084308981895447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3286636769771576},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16376033425331116},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15126454830169678},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09414753317832947},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rteict.2016.7808163","doi":"https://doi.org/10.1109/rteict.2016.7808163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rteict.2016.7808163","pdf_url":null,"source":{"id":"https://openalex.org/S4306418709","display_name":"IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1584139484","https://openalex.org/W1966404355","https://openalex.org/W1971467632","https://openalex.org/W1974390561","https://openalex.org/W2027130196","https://openalex.org/W2506531277"],"related_works":["https://openalex.org/W4324137593","https://openalex.org/W4226054869","https://openalex.org/W1875071965","https://openalex.org/W2909001510","https://openalex.org/W6991811896","https://openalex.org/W2796891198","https://openalex.org/W4377028575","https://openalex.org/W2766160566","https://openalex.org/W2891036826","https://openalex.org/W2785645645"],"abstract_inverted_index":{"The":[0,83],"structure":[1],"of":[2,27,34,58],"modified":[3],"tree":[4],"multipliers":[5,28,100],"with":[6,52,97],"different":[7],"adders":[8,35],"is":[9,12,29,67,90],"presented.":[10],"Multiplication":[11],"an":[13],"important":[14],"fundamental":[15],"arithmetic":[16],"operation":[17],"in":[18,56,103],"all":[19],"microprocessor":[20],"circuits":[21],"and":[22,47,75,107],"algorithms.":[23],"Currently":[24],"the":[25,32,53],"speed":[26,33],"limited":[30],"by":[31,69,109],"used":[36],"for":[37,85],"partial":[38],"products":[39],"addition.":[40],"In":[41],"this":[42],"paper":[43],"Conventional":[44],"Array":[45],"Multiplier":[46,49],"Dadda":[48],"are":[50,101],"compared":[51,93],"Wallace":[54,65,86,95],"multiplier":[55,66,87,96],"terms":[57],"delay.":[59],"Further":[60],"a":[61],"proposed":[62],"sixteen":[63],"bit":[64],"implemented":[68],"using":[70,88,110],"Carry":[71],"Select":[72],"Adder":[73],"(CSLA)":[74],"Binary":[76],"to":[77,94],"Excess":[78],"\u22121":[79],"Converter":[80],"(BEC)":[81],"adder.":[82],"delay":[84],"CSLA":[89],"less":[91],"when":[92],"BEC.":[98],"These":[99],"coded":[102],"Verilog":[104],"HDL,":[105],"simulated":[106],"synthesized":[108],"XILINX":[111],"software":[112],"12.2":[113],"on":[114],"Spartan":[115],"3E":[116],"FPGA":[117],"device":[118],"xc3s500\u20135fg320.":[119]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2017-01-26T00:00:00"}