{"id":"https://openalex.org/W2567052870","doi":"https://doi.org/10.1109/jssc.2007.903099","title":"A Real-Time Image-Feature-Extraction and Vector-Generation VLSI Employing Arrayed-Shift-Register Architecture","display_name":"A Real-Time Image-Feature-Extraction and Vector-Generation VLSI Employing Arrayed-Shift-Register Architecture","publication_year":2007,"publication_date":"2007-08-29","ids":{"openalex":"https://openalex.org/W2567052870","doi":"https://doi.org/10.1109/jssc.2007.903099","mag":"2567052870"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2007.903099","doi":"https://doi.org/10.1109/jssc.2007.903099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2007.903099","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113789210","display_name":"H. Yamasaki","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yamasaki","raw_affiliation_strings":["Department of Electronic Engineering, School of Engineering, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, School of Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111934278","display_name":"T. Shibata","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Shibata","raw_affiliation_strings":["Department of Frontier Informatics, School of Frontier Sciences, University of Tokyo, Chiba, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Frontier Informatics, School of Frontier Sciences, University of Tokyo, Chiba, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":5.1935,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.95438946,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"42","issue":"9","first_page":"2046","last_page":"2053"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.34549999237060547,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.34549999237060547,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.15600000321865082,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.14319999516010284,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/image-feature-extraction","display_name":"image feature extraction","score":0.875},{"id":"https://openalex.org/keywords/feature-vector-generation","display_name":"feature vector generation","score":0.9570000171661377},{"id":"https://openalex.org/keywords/real-time-image-recognition","display_name":"real-time image recognition","score":0.8769999742507935},{"id":"https://openalex.org/keywords/directional-edge-detection","display_name":"directional edge detection","score":0.7879999876022339},{"id":"https://openalex.org/keywords/mixed-signal-circuits","display_name":"mixed-signal circuits","score":0.9139999747276306},{"id":"https://openalex.org/keywords/cmos-vlsi","display_name":"CMOS VLSI","score":0.7889999747276306},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.39800000190734863}],"concepts":[{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.673137903213501},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6444432139396667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6426618099212646},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5347608327865601},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4808538556098938},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.47486352920532227},{"id":"https://openalex.org/C83665646","wikidata":"https://www.wikidata.org/wiki/Q42139305","display_name":"Feature vector","level":2,"score":0.47143498063087463},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.47039899230003357},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4679414629936218},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.45856913924217224},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4583773612976074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43906962871551514},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.3505864143371582},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.185244619846344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17602664232254028},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1284692883491516},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11430612206459045},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2007.903099","doi":"https://doi.org/10.1109/jssc.2007.903099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2007.903099","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1585914978","https://openalex.org/W1970525521","https://openalex.org/W2022756205","https://openalex.org/W2049356513","https://openalex.org/W2085667869","https://openalex.org/W2098284001","https://openalex.org/W2100721111","https://openalex.org/W2103212315","https://openalex.org/W2104078694","https://openalex.org/W2110216626","https://openalex.org/W2111735966","https://openalex.org/W2129501506","https://openalex.org/W2136401082","https://openalex.org/W2138862679","https://openalex.org/W2146112472","https://openalex.org/W2150570534","https://openalex.org/W2156249422","https://openalex.org/W2165049873","https://openalex.org/W2171791125","https://openalex.org/W2173935647","https://openalex.org/W2612972698","https://openalex.org/W6684460062"],"related_works":["https://openalex.org/W2146112472","https://openalex.org/W2098237210","https://openalex.org/W2084055120","https://openalex.org/W2038200035","https://openalex.org/W2044240752","https://openalex.org/W1982671885","https://openalex.org/W2052263376","https://openalex.org/W2019496413","https://openalex.org/W2295907188","https://openalex.org/W297852489"],"abstract_inverted_index":{"A":[0,78,96,109],"feature-extraction":[1],"and":[2,46,101],"vector-generation":[3],"VLSI":[4],"has":[5,15,29,75,83,120],"been":[6,16,76,84,121],"developed":[7],"for":[8,63,149],"real-time":[9],"image":[10,131],"recognition.":[11,150],"An":[12],"arrayed-shift-register":[13],"architecture":[14],"employed":[17],"in":[18,52,92,103,114],"conjunction":[19],"with":[20,39],"a":[21,26,40,48,71,104,129,133,162],"pipelined":[22],"directional-edge-filtering":[23],"circuitry.":[24],"As":[25],"result,":[27],"it":[28],"become":[30],"possible":[31,126],"to":[32,59,67,127],"scan":[33,128],"an":[34],"image,":[35],"pixel":[36],"by":[37],"pixel,":[38],"64":[41,54],"x":[42,144],"64-pixel":[43],"recognition":[44],"window":[45],"generate":[47],"64-dimensional":[49],"feature":[50,111],"vector":[51,112],"every":[53],"clock":[55],"cycles.":[56],"In":[57],"order":[58],"determine":[60],"the":[61,93],"threshold":[62],"edge-filtering":[64],"operation":[65],"adaptive":[66],"local":[68],"luminance":[69],"variation,":[70],"high-speed":[72,110],"median":[73,80],"circuit":[74],"developed.":[77],"binary":[79],"search":[81],"algorithm":[82],"implemented":[85],"using":[86],"high-precision":[87],"majority":[88],"voting":[89],"circuits":[90],"working":[91],"mixed-signal":[94],"principle.":[95],"prototype":[97],"chip":[98],"was":[99],"designed":[100],"fabricated":[102],"0.18-mum":[105],"5-metal":[106],"CMOS":[107],"technology.":[108],"generation":[113],"less":[115],"than":[116,154,157],"9.7":[117],"ns/vector":[118],"element":[119],"experimentally":[122],"demonstrated.":[123],"It":[124],"is":[125,152],"VGA-size":[130],"at":[132],"rate":[134],"of":[135],"6.1":[136],"frames/s,":[137],"thus":[138],"generating":[139],"as":[140,142],"many":[141],"1.5":[143],"106feature":[145],"vectors":[146],"per":[147],"second":[148],"This":[151],"more":[153],"103times":[155],"faster":[156],"software":[158],"processing":[159],"running":[160],"on":[161],"3-GHz":[163],"general-purpose":[164],"processor.":[165]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2017-01-06T00:00:00"}