{"id":"https://openalex.org/W2565822650","doi":null,"title":"Control gates as building blocks for reversible computers","display_name":"Control gates as building blocks for reversible computers","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W2565822650","mag":"2565822650"},"language":"en","primary_location":{"id":"pmh:oai:archive.ugent.be:144177","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-144177","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 11th international workshop on Power and Timing Modeling, Optimization and Simulation 2001, Yverdon, 2001, 9201-9210","raw_type":"info:eu-repo/semantics/conferenceObject"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028180851","display_name":"Alexis De Vos","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexis De Vos","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048692545","display_name":"B. Desoete","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Desoete","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075527081","display_name":"F Janiak","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F Janiak","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5066562900","display_name":"Adam Nogawski","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Adam Nogawski","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3192,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.78925428,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00139999995008111,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11803","display_name":"Superconducting and THz Device Technology","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reversible-logic","display_name":"reversible logic","score":0.7940000295639038},{"id":"https://openalex.org/keywords/control-gate","display_name":"control gate","score":0.972000002861023},{"id":"https://openalex.org/keywords/reversible-logic-circuits","display_name":"reversible circuits","score":0.5950000286102295},{"id":"https://openalex.org/keywords/cnot-gate","display_name":"CNOT gate","score":0.8190000057220459},{"id":"https://openalex.org/keywords/carry-lookahead-adder","display_name":"carry look-ahead adder","score":0.8709999918937683},{"id":"https://openalex.org/keywords/cmos-implementation","display_name":"CMOS implementation","score":0.6480000019073486},{"id":"https://openalex.org/keywords/quantum-hardware","display_name":"quantum computing hardware","score":0.671999990940094}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.748747706413269},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7119027376174927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5964962244033813},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5738969445228577},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5214147567749023},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5138678550720215},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.49635154008865356},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4915681779384613},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.47393375635147095},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.46890485286712646},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.46128907799720764},{"id":"https://openalex.org/C20274610","wikidata":"https://www.wikidata.org/wiki/Q185410","display_name":"Reversible computing","level":4,"score":0.41376444697380066},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.4127707779407501},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4051591157913208},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27257201075553894},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26638317108154297},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2618686556816101},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2496415674686432},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2071661353111267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1809028685092926},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.10443708300590515},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1044066846370697},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07891204953193665},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:archive.ugent.be:144177","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-144177","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 11th international workshop on Power and Timing Modeling, Optimization and Simulation 2001, Yverdon, 2001, 9201-9210","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"mag:2565822650","doi":null,"is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/144177","pdf_url":null,"source":{"id":"https://openalex.org/S4306420715","display_name":"Power and Timing Modeling, Optimization and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Power and Timing Modeling, Optimization and Simulation","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W117331286","https://openalex.org/W1549431774","https://openalex.org/W1568145618","https://openalex.org/W1604986016","https://openalex.org/W1964777250","https://openalex.org/W2012206667","https://openalex.org/W2015931928","https://openalex.org/W2019650031","https://openalex.org/W2068967633","https://openalex.org/W2105915082","https://openalex.org/W2264913609","https://openalex.org/W2579312838","https://openalex.org/W2912120411","https://openalex.org/W2912318510"],"related_works":["https://openalex.org/W2049708442","https://openalex.org/W1568145618","https://openalex.org/W1482880024","https://openalex.org/W1996467010","https://openalex.org/W4226247301","https://openalex.org/W2005135339","https://openalex.org/W6941142834","https://openalex.org/W1963497612","https://openalex.org/W1977511964","https://openalex.org/W4392308843"],"abstract_inverted_index":{"In":[0],"principle,":[1],"any":[2],"reversible":[3,40,68],"logic":[4,17,21],"circuit":[5],"can":[6],"be":[7],"built":[8],"by":[9],"using":[10],"a":[11,27,36,47],"single":[12],"building":[13],"block":[14],"(having":[15],"three":[16,20,51],"inputs":[18],"and":[19,59],"outputs).":[22],"We":[23],"demonstrate":[24],"that,":[25],"for":[26],"flexible":[28],"design,":[29],"it":[30],"is":[31],"more":[32],"advantageous":[33],"to":[34],"use":[35],"broad":[37],"class":[38],"of":[39,49],"gates,":[41],"called":[42],"control":[43],"gates.":[44],"They":[45],"form":[46],"generalization":[48],"Feynman\u2019s":[50],"gates":[52],"(i.e.":[53],"the":[54,56,60],"NOT,":[55,58],"CONTROLLED":[57,61,62],"NOT).":[63],"As":[64],"an":[65],"illustration,":[66],"two":[67],"4-bit":[69],"carry-look-ahead":[70],"adders":[71],"in":[72],"0.8":[73],"\u03bcm":[74],"c-MOS":[75],"have":[76],"been":[77],"built.":[78]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2017-01-06T00:00:00"}