{"id":"https://openalex.org/W2562004253","doi":null,"title":"DESIGN OF DUAL EDGE TRIGGERED SENSE AMPLIFIER FLIP- FLOP FOR LOW POWER APPLICATION","display_name":"DESIGN OF DUAL EDGE TRIGGERED SENSE AMPLIFIER FLIP- FLOP FOR LOW POWER APPLICATION","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2562004253","mag":"2562004253"},"language":"en","primary_location":{"id":"mag:2562004253","doi":null,"is_oa":false,"landing_page_url":"http://iraj.in/journal/journal_file/journal_pdf/1-115-142537970628-32.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"parent_works":[],"lineage":["https://openalex.org/W2562004253"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080120801","display_name":"Kishori S. Ghukse","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kishori S. Ghukse","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057468474","display_name":"Nakul Pande","orcid":"https://orcid.org/0000-0002-1753-0812","observed_orcids":["https://orcid.org/0000-0002-1753-0812"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nakul Pande","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-1753-0812","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024972655","display_name":"Minal S. Ghute","orcid":"https://orcid.org/0000-0002-0274-6776","observed_orcids":["https://orcid.org/0000-0002-0274-6776"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Minal Ghute","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-0274-6776","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5007911246","display_name":"Yeshwantrao Chavan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yeshwantrao Chavan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dual-edge-triggered-flip-flop","display_name":"dual edge triggered flip-flop","score":0.871999979019165},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"sense amplifier","score":0.6880000233650208},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8119999766349792},{"id":"https://openalex.org/keywords/conditional-discharge","display_name":"conditional discharge","score":0.8330000042915344},{"id":"https://openalex.org/keywords/adaptive-clocking","display_name":"adaptive clocking","score":0.7459999918937683},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.6179999709129333},{"id":"https://openalex.org/keywords/delay-optimization","display_name":"delay optimization","score":0.7570000290870667},{"id":"https://openalex.org/keywords/vlsi-circuits","display_name":"VLSI circuits","score":0.7689999938011169}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8287417888641357},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6655175685882568},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5478411316871643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4809390902519226},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.45096638798713684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4296822249889374},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4233921468257904},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41728031635284424},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41484397649765015},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3942986726760864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31514105200767517},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.24516019225120544},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1306920349597931},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.12871721386909485},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2562004253","doi":null,"is_oa":false,"landing_page_url":"http://iraj.in/journal/journal_file/journal_pdf/1-115-142537970628-32.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2056378213","https://openalex.org/W2087589168","https://openalex.org/W2095703308","https://openalex.org/W2105510842","https://openalex.org/W2120872844","https://openalex.org/W2127422579","https://openalex.org/W2128218350","https://openalex.org/W2150924088","https://openalex.org/W2153903506"],"related_works":["https://openalex.org/W2544287532","https://openalex.org/W4229015039","https://openalex.org/W2330142963","https://openalex.org/W2004274632","https://openalex.org/W2315274103","https://openalex.org/W2184931404","https://openalex.org/W2039473024","https://openalex.org/W2088756698","https://openalex.org/W2011882362","https://openalex.org/W2105510842"],"abstract_inverted_index":{"Dual":[0],"edge":[1,131],"triggered":[2,132,176,187],"sense":[3,188],"amplifier":[4,189],"flip-flop":[5,165,179,190],"for":[6,92],"low":[7],"power":[8,37,44,59,94,97,121,134,147],"application":[9],"is":[10,17,45,77,99,115,140,172],"presented":[11],"in":[12,48,81,85,103,109,123,160],"this":[13,128],"paper.":[14],"This":[15,87],"system":[16],"implemented":[18],"using":[19,157],"advanced":[20],"Electronic":[21],"Design":[22],"Automation":[23],"(EDA)":[24],"tools.":[25],"Now":[26],"a":[27,69],"day":[28],"as":[29],"Complexity":[30],"means":[31],"transistor":[32,159],"on":[33],"chip":[34],"increases":[35],"the":[36,43,54,120,168,193],"requirement":[38],"also":[39,78,108],"get":[40],"increases,":[41],"so":[42],"an":[46],"important":[47,116],"VLSI":[49,52,82,124],"design.":[50],"In":[51,127],"circuit":[53,83],"major":[55],"design":[56,98,125],"issues":[57],"are":[58],"consumption":[60,76,122,135],"and":[61,136,155,167],"speed.":[62],"Power":[63,75],"dissipation":[64],"can":[65],"be":[66],"reducing":[67],"by":[68],"compromise":[70],"of":[71,73,138,143,196],"variety":[72],"components.":[74],"data":[79],"dependent":[80],"(like":[84],"multipliers).":[86],"paper":[88,129],"gives":[89],"modular":[90],"approach":[91],"optimizing":[93],"consumption.":[95],"Low":[96],"not":[100],"only":[101],"used":[102,151],"small":[104],"size":[105],"devices":[106],"but":[107],"high":[110],"performance":[111],"computational":[112],"devices.":[113],"Flip-flop":[114],"element":[117],"to":[118],"determine":[119],"level.":[126],"dual":[130],"flip-flop's":[133],"optimization":[137],"delay":[139],"primarily":[141],"figure":[142],"merit.":[144],"To":[145],"reduce":[146],"consumption,":[148],"we":[149],"have":[150],"explicit":[152],"pulse":[153],"generator":[154],"latch":[156],"precharching":[158],"static":[161,177],"output":[162],"-controlled":[163],"discharge":[164,170],"(SCDFF)":[166],"conditional":[169],"technique":[171],"inserted.":[173],"The":[174],"dual-edge":[175,186],"pulsed":[178],"(DSPFF)":[180],"removes":[181,192],"unnecessary":[182],"transitions.":[183],"Adaptive":[184],"clocking":[185],"(ACSAFF)":[191],"redundant":[194],"transition":[195],"internal":[197],"nodes.":[198]},"counts_by_year":[],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2017-01-06T00:00:00"}