{"id":"https://openalex.org/W2540482115","doi":null,"title":"A Dual-V_DD Low Power FPGA Architecture","display_name":"A Dual-V_DD Low Power FPGA Architecture","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2540482115","mag":"2540482115"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.4.691","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.4.691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.psu.edu/~mdl/paper/gayasen-fpl041.pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044867230","display_name":"Aman Gayasen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gayasen","raw_affiliation_strings":["Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083872095","display_name":"Kyeongwon Lee","orcid":"https://orcid.org/0009-0002-0505-3753","observed_orcids":["https://orcid.org/0009-0002-0505-3753"]},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Lee","raw_affiliation_strings":["Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":null,"display_name":"N. Vijaykrishnan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Vijaykrishnan","raw_affiliation_strings":["Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007116603","display_name":"Mahmut Kandemir","orcid":"https://orcid.org/0000-0002-9940-9951","observed_orcids":["https://orcid.org/0000-0002-9940-9951"]},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Kandemir","raw_affiliation_strings":["Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":null,"display_name":"M. J. Irwin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. J. Irwin","raw_affiliation_strings":["Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030859604","display_name":"Tim Tuan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"T. Tuan","raw_affiliation_strings":["Xilinx Research Labs"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs","institution_ids":["https://openalex.org/I4210101362"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46538046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5214999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5214999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4503999948501587,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.009700000286102295,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-architecture","display_name":"FPGA architecture","score":0.7760000228881836},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8159999847412109},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.7149999737739563},{"id":"https://openalex.org/keywords/static-power-reduction","display_name":"static power reduction","score":0.859000027179718},{"id":"https://openalex.org/keywords/logic-blocks","display_name":"logic blocks","score":0.6200000047683716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8204498291015625},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7553588151931763},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5937408804893494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5937358140945435},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5651353597640991},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5390441417694092},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4875189960002899},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4798842966556549},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4657856523990631},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4381260871887207},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.41244786977767944},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38587716221809387},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28536438941955566},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14451396465301514},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.4.691","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.4.691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.psu.edu/~mdl/paper/gayasen-fpl041.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2112724035","https://openalex.org/W7099786284","https://openalex.org/W7101038160","https://openalex.org/W2151731855","https://openalex.org/W7100232401","https://openalex.org/W2013167650","https://openalex.org/W2132225593","https://openalex.org/W2113735758","https://openalex.org/W7098273547","https://openalex.org/W2056712597"],"abstract_inverted_index":{"The":[0],"continuing":[1],"increase":[2],"in":[3,36,60,71],"FPGA":[4,16],"size":[5],"and":[6,8,21,45,87],"complexity":[7],"the":[9,38,42,61,67,72,80],"emergence":[10],"of":[11,41,82],"sub-100nm":[12],"technology":[13],"have":[14],"made":[15],"power":[17,52],"consumption,":[18],"both":[19],"dynamic":[20],"static,":[22],"an":[23],"important":[24],"design":[25,73],"consideration.":[26],"In":[27],"this":[28],"work,":[29],"we":[30],"propose":[31],"a":[32],"programmable":[33],"dual-VDD":[34],"architecture":[35],"which":[37],"supply":[39],"voltage":[40],"logic":[43],"blocks":[44,47],"routing":[46],"are":[48],"programmed":[49],"to":[50,57,66,74],"reduce":[51],"consumption":[53],"by":[54],"assigning":[55,64],"low-VDD":[56],"non-critical":[58],"paths":[59,70],"design,":[62],"while":[63],"high-VDD":[65],"timing":[68,76],"critical":[69],"meet":[75],"constraints.":[77],"We":[78],"evaluate":[79],"e#ectiveness":[81],"different":[83],"VDD":[84],"assignment":[85],"algorithms":[86],"architectural":[88],"implementations.":[89],"Our":[90]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-27T00:00:00"}