{"id":"https://openalex.org/W2535164759","doi":"https://doi.org/10.1109/aspdac.1995.486361","title":"Applying formal verification to a commercial microprocessor","display_name":"Applying formal verification to a commercial microprocessor","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2535164759","doi":"https://doi.org/10.1109/aspdac.1995.486361","mag":"2535164759"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.1995.486361","doi":"https://doi.org/10.1109/aspdac.1995.486361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.1995.486361","pdf_url":null,"source":{"id":"https://openalex.org/S4363608791","display_name":"Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039897432","display_name":"Mandayam K. Srivas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1298353152","display_name":"SRI International","ror":"https://ror.org/05s570m15","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1298353152"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.K. Srivas","raw_affiliation_strings":["Computer Science Laboratory, SRI International, Inc., Menlo Park, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Laboratory, SRI International, Inc., Menlo Park, CA, USA","institution_ids":["https://openalex.org/I1298353152"]}]},{"author_position":"last","author":{"id":null,"display_name":"S.P. Miller","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S.P. Miller","raw_affiliation_strings":["Collins Commercial Avionics, Rockwell International Corporation, Cedar Rapids, IA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Collins Commercial Avionics, Rockwell International Corporation, Cedar Rapids, IA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3614,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.90409807,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"493","last_page":"502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.7689999938011169,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.7689999938011169,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.20890000462532043,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.01360000018030405,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/formal-verification","display_name":"formal verification","score":0.9929999709129333},{"id":"https://openalex.org/keywords/microprocessor-verification","display_name":"microprocessor verification","score":0.8629999756813049},{"id":"https://openalex.org/keywords/pvs-theorem-prover","display_name":"PVS theorem prover","score":0.7950000166893005},{"id":"https://openalex.org/keywords/pipelined-microprocessors","display_name":"pipelined microprocessors","score":0.8579999804496765},{"id":"https://openalex.org/keywords/verification-methodology","display_name":"verification methodology","score":0.46399998664855957}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.731176495552063},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.706430196762085},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6678072214126587},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6164448261260986},{"id":"https://openalex.org/C15792166","wikidata":"https://www.wikidata.org/wiki/Q221329","display_name":"Avionics","level":2,"score":0.6103829145431519},{"id":"https://openalex.org/C206880738","wikidata":"https://www.wikidata.org/wiki/Q431667","display_name":"Automated theorem proving","level":2,"score":0.5923115015029907},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.5356729626655579},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.5289338231086731},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5111828446388245},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4849584102630615},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.47870779037475586},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4259372651576996},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4239670932292938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3518759310245514},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.33161991834640503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19345030188560486},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16990026831626892},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1636810600757599},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.09699001908302307},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.08053350448608398},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.1995.486361","doi":"https://doi.org/10.1109/aspdac.1995.486361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.1995.486361","pdf_url":null,"source":{"id":"https://openalex.org/S4363608791","display_name":"Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.37.5531","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.5531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.csl.sri.com/reports/postscript/chdl95-ms.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1538310240","https://openalex.org/W1539690224","https://openalex.org/W1543469746","https://openalex.org/W1549345379","https://openalex.org/W1551406732","https://openalex.org/W1577772892","https://openalex.org/W1741528175","https://openalex.org/W2011403367","https://openalex.org/W2061523716","https://openalex.org/W2095572512","https://openalex.org/W2101591864","https://openalex.org/W2113486906"],"related_works":["https://openalex.org/W2101591864","https://openalex.org/W1563319185","https://openalex.org/W2065846678","https://openalex.org/W7099508660","https://openalex.org/W7100893093","https://openalex.org/W6979694186","https://openalex.org/W780173126","https://openalex.org/W6981917870","https://openalex.org/W3004937574","https://openalex.org/W2151042827"],"abstract_inverted_index":{"Formal":[0],"verification":[1,26,164],"using":[2,115],"interactive":[3],"proof-checkers":[4],"has":[5],"been":[6],"used":[7,129],"successfully":[8],"to":[9,22,30,54,61,93,134],"verify":[10],"a":[11,77,88,107,118,144,159],"wide":[12],"variety":[13],"of":[14,90,96,147,152,158,171],"moderate-sized":[15],"hardware":[16],"designs.":[17],"The":[18,99,149],"industry":[19,67],"is":[20,37],"beginning":[21],"look":[23],"at":[24,121],"formal":[25],"as":[27],"an":[28],"alternative":[29],"simulation":[31],"for":[32,143,162],"obtaining":[33],"higher":[34],"assurance":[35],"than":[36],"currently":[38],"possible.":[39],"However,":[40],"many":[41],"questions":[42],"remain":[43],"regarding":[44],"its":[45],"use":[46],"in":[47,103,165],"practice:":[48],"Can":[49],"these":[50,97],"techniques":[51],"scale":[52],"up":[53],"industrial":[55,166],"systems,":[56],"where":[57],"are":[58],"they":[59],"likely":[60],"be":[62],"useful,":[63],"and":[64,84,125,128,168,174],"how":[65],"should":[66],"go":[68],"about":[69],"incorporating":[70],"them":[71],"into":[72],"practice?":[73],"This":[74],"paper":[75],"describes":[76],"project":[78,100,154],"recently":[79],"undertaken":[80],"by":[81],"SRI":[82],"International":[83,92],"Collins":[85],"Commercial":[86],"Avionics,":[87],"division":[89],"Rockwell":[91,108],"explore":[94],"some":[95],"questions.":[98],"formally":[101],"specified":[102],"SRI's":[104],"PVS":[105,131],"language":[106],"proprietary":[109],"pipelined":[110],"microprocessor":[111,163],"(the":[112],"AAMP5,":[113],"built":[114],"almost":[116],"half":[117],"million":[119],"transistors)":[120],"both":[122,172],"the":[123,130,136,140,153,156,169],"instruction-set":[124],"register-transfer":[126],"levels":[127],"theorem":[132],"prover":[133],"show":[135],"microcode":[137],"correctly":[138],"implemented":[139],"instruction-level":[141],"specification":[142],"representative":[145],"subset":[146],"instructions.":[148],"key":[150],"results":[151],"were":[155],"development":[157],"practical":[160],"methodology":[161],"settings":[167],"discovery":[170],"actual":[173],"seeded":[175],"errors.":[176]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-10-28T00:00:00"}