{"id":"https://openalex.org/W2533829329","doi":"https://doi.org/10.1109/vlsisoc.2006.313237","title":"Tabu Search Based On-Chip Communication Bus Synthesis for Shared Multi-Bus Based Architecture","display_name":"Tabu Search Based On-Chip Communication Bus Synthesis for Shared Multi-Bus Based Architecture","publication_year":2006,"publication_date":"2006-10-01","ids":{"openalex":"https://openalex.org/W2533829329","doi":"https://doi.org/10.1109/vlsisoc.2006.313237","mag":"2533829329"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2006.313237","doi":"https://doi.org/10.1109/vlsisoc.2006.313237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2006.313237","pdf_url":null,"source":{"id":"https://openalex.org/S7407086973","display_name":"IFIP International Conference on Very Large Scale Integration (VLSI-SoC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000000560","display_name":"Sujan Pandey","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sujan Pandey","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039187580","display_name":"Nurten Utlu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nurten Utlu","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.2241,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.35402222,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"cad 5","issue":null,"first_page":"222","last_page":"227"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.8481000065803528,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.8481000065803528,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.07909999787807465,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.06710000336170197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tabu-search","display_name":"tabu search","score":0.8059999942779541},{"id":"https://openalex.org/keywords/bus-scheduling","display_name":"bus scheduling","score":0.6520000100135803},{"id":"https://openalex.org/keywords/clique-partitioning","display_name":"clique partitioning","score":0.9129999876022339},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.6800000071525574}],"concepts":[{"id":"https://openalex.org/C54609922","wikidata":"https://www.wikidata.org/wiki/Q748329","display_name":"Bus network","level":4,"score":0.8344697952270508},{"id":"https://openalex.org/C123370116","wikidata":"https://www.wikidata.org/wiki/Q1424540","display_name":"Tabu search","level":2,"score":0.8166605234146118},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7044758796691895},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.5785881280899048},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5676087141036987},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5126663446426392},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4885617196559906},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.48554298281669617},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4744473695755005},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4604291617870331},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4501792788505554},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4281890392303467},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4165840744972229},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41368186473846436},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3172339200973511},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.31123486161231995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23534277081489563},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22695711255073547},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.21198660135269165},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16644442081451416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13601332902908325},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06973418593406677},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2006.313237","doi":"https://doi.org/10.1109/vlsisoc.2006.313237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2006.313237","pdf_url":null,"source":{"id":"https://openalex.org/S7407086973","display_name":"IFIP International Conference on Very Large Scale Integration (VLSI-SoC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W125070839","https://openalex.org/W1586365479","https://openalex.org/W1606377549","https://openalex.org/W2032570700","https://openalex.org/W2063747323","https://openalex.org/W2078152031","https://openalex.org/W2113837795","https://openalex.org/W2126413277","https://openalex.org/W2128761959","https://openalex.org/W2137185684","https://openalex.org/W2158422562","https://openalex.org/W2159247054","https://openalex.org/W2161452437","https://openalex.org/W2167378481","https://openalex.org/W4212899374","https://openalex.org/W4237123671","https://openalex.org/W4249840435"],"related_works":["https://openalex.org/W2128761959","https://openalex.org/W2078152031","https://openalex.org/W2134879629","https://openalex.org/W2300672401","https://openalex.org/W2067205866","https://openalex.org/W2489019757","https://openalex.org/W2161823020","https://openalex.org/W2109672397","https://openalex.org/W7099866241","https://openalex.org/W3146547606"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,37,84],"method":[4],"of":[5,36,42,60,78,86,99,107,111,118],"on-chip":[6,52,61],"communication":[7,62,76,87,141],"bus":[8,100,112],"topology":[9,63,142],"synthesis":[10,21,64],"for":[11,19,96],"shared":[13],"multi-bus":[14],"based":[15],"architecture.":[16],"An":[17],"assumption":[18],"the":[20,24,33,58,104,115,130,140],"is":[22,54,81],"that":[23,40],"system":[25],"has":[26],"already":[27],"been":[28],"partitioned":[29],"and":[30,71,94,114],"mapped":[31],"onto":[32],"appropriate":[34],"modules":[35],"SoC":[38],"so":[39],"size":[41,98,110],"data":[43],"to":[44,102,129,138],"be":[45],"transferred":[46],"at":[47],"each":[48,79],"time":[49],"by":[50],"an":[51,135],"module":[53,80],"fixed.":[55],"We":[56],"define":[57],"problem":[59,137],"into":[65],"two":[66],"main":[67],"problems":[68],"namely":[69],"scheduling":[70],"allocation":[72],"binding":[73],"problem.":[74],"The":[75],"behavior":[77],"modeled":[82],"as":[83,134],"set":[85],"lifetime":[88],"intervals":[89],"(CLTIs),":[90],"which":[91],"are":[92,127],"evaluated":[93],"scheduled":[95],"different":[97],"width":[101,113],"get":[103],"minimum":[105,109,116],"number":[106,117],"overlaps,":[108],"bus(es)":[119],"using":[120],"tabu":[121],"search":[122],"method.":[123],"These":[124],"optimized":[125],"CLTIs":[126],"given":[128],"clique":[131],"partitioning":[132],"algorithm":[133],"allocation-binding":[136],"synthesize":[139]},"counts_by_year":[],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-10-28T00:00:00"}