{"id":"https://openalex.org/W2515214453","doi":"https://doi.org/10.1016/j.procs.2016.06.028","title":"Area Efficient VLSI Architecture for Square Root Carry Select Adder Using Zero Finding Logic","display_name":"Area Efficient VLSI Architecture for Square Root Carry Select Adder Using Zero Finding Logic","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2515214453","doi":"https://doi.org/10.1016/j.procs.2016.06.028","mag":"2515214453"},"language":"en","primary_location":{"id":"doi:10.1016/j.procs.2016.06.028","doi":"https://doi.org/10.1016/j.procs.2016.06.028","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2016.06.028","pdf_url":null,"source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1016/j.procs.2016.06.028","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067044065","display_name":"K. Bala Sindhuri","orcid":"https://orcid.org/0000-0001-7892-2062","observed_orcids":["https://orcid.org/0000-0001-7892-2062"]},"institutions":[{"id":"https://openalex.org/I142809039","display_name":"Jawaharlal Nehru Technological University, Kakinada","ror":"https://ror.org/05s9t8c95","country_code":"IN","type":"education","lineage":["https://openalex.org/I142809039"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Bala Sindhuri Kandula","raw_affiliation_strings":["Jawaharlal Nehru Technological University, Kakinada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jawaharlal Nehru Technological University, Kakinada","institution_ids":["https://openalex.org/I142809039"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108802072","display_name":"K. Padma Vasavi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Padma Vasavi","raw_affiliation_strings":["Shri Vishnu Engineering College for Women, Bhimavaram 534 202"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shri Vishnu Engineering College for Women, Bhimavaram 534 202","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058526502","display_name":"I. Santi Prabha","orcid":"https://orcid.org/0000-0002-6255-1612","observed_orcids":["https://orcid.org/0000-0002-6255-1612"]},"institutions":[{"id":"https://openalex.org/I142809039","display_name":"Jawaharlal Nehru Technological University, Kakinada","ror":"https://ror.org/05s9t8c95","country_code":"IN","type":"education","lineage":["https://openalex.org/I142809039"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"I. Santi Prabha","raw_affiliation_strings":["Jawaharlal Nehru Technological University, Kakinada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jawaharlal Nehru Technological University, Kakinada","institution_ids":["https://openalex.org/I142809039"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5067044065"],"corresponding_institution_ids":["https://openalex.org/I142809039"],"apc_list":null,"apc_paid":null,"fwci":1.3951,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.76792172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"89","issue":null,"first_page":"640","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.021800000220537186,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.005400000140070915,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/square-root-carry-select-adder","display_name":"square root carry select adder","score":0.9100000262260437},{"id":"https://openalex.org/keywords/binary-adder","display_name":"binary adder","score":0.6240000128746033},{"id":"https://openalex.org/keywords/vlsi-architecture","display_name":"VLSI architecture","score":0.8309999704360962},{"id":"https://openalex.org/keywords/reduction-of-area","display_name":"area reduction","score":0.7080000042915344},{"id":"https://openalex.org/keywords/energy-consumption-reduction","display_name":"energy consumption reduction","score":0.781000018119812},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8220000267028809},{"id":"https://openalex.org/keywords/spartan-3e","display_name":"Spartan-3E","score":0.6439999938011169},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.4690000116825104}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9536023736000061},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7409293055534363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7243602275848389},{"id":"https://openalex.org/C11577676","wikidata":"https://www.wikidata.org/wiki/Q134237","display_name":"Square root","level":2,"score":0.5791326761245728},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5669506788253784},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5629863739013672},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5433621406555176},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5212001204490662},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.508761465549469},{"id":"https://openalex.org/C135692309","wikidata":"https://www.wikidata.org/wiki/Q111124","display_name":"Square (algebra)","level":2,"score":0.458175390958786},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4555834233760834},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41423895955085754},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3232651650905609},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2820262312889099},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11627393960952759},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10498598217964172},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.procs.2016.06.028","doi":"https://doi.org/10.1016/j.procs.2016.06.028","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2016.06.028","pdf_url":null,"source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1016/j.procs.2016.06.028","doi":"https://doi.org/10.1016/j.procs.2016.06.028","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2016.06.028","pdf_url":null,"source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1494855721","https://openalex.org/W1971467632","https://openalex.org/W1976039195","https://openalex.org/W2003324248","https://openalex.org/W2035779447","https://openalex.org/W2534619761"],"related_works":["https://openalex.org/W4237568432","https://openalex.org/W4238038805","https://openalex.org/W2605826405","https://openalex.org/W4252138752","https://openalex.org/W300474367","https://openalex.org/W2541112028","https://openalex.org/W2496655230","https://openalex.org/W7097113841","https://openalex.org/W4404089152","https://openalex.org/W2254956044"],"abstract_inverted_index":{"Binary":[0],"addition":[1],"is":[2,90,131,138],"one":[3],"of":[4,33,63,86],"the":[5,31,51,76,84,147],"primitive":[6],"operations":[7],"in":[8,19,30,36,42,79,107],"computer":[9],"arithmetic.":[10],"High":[11],"performance":[12,52],"VLSI":[13],"integer":[14],"adders":[15],"are":[16,28,50],"critical":[17],"elements":[18],"general":[20],"purpose":[21],"and":[22,41,48,121,137],"digital-signal":[23],"processing":[24],"processors":[25],"since":[26],"they":[27],"employed":[29],"design":[32],"Arithmetic-Logic":[34],"Units,":[35],"floating-point":[37],"arithmetic":[38],"data":[39],"paths":[40],"address":[43],"generation":[44],"units.":[45],"Speed,":[46],"delay":[47],"area":[49,95,120],"parameters":[53,74],"for":[54],"any":[55],"adder.":[56],"Speed":[57],"can":[58],"be":[59],"achieved":[60],"by":[61,96],"means":[62],"Square":[64],"Root":[65],"Carry":[66],"Select":[67],"Adder":[68],"(SQRT":[69],"CSLA).":[70],"Tradeoff":[71],"between":[72],"those":[73],"plays":[75],"major":[77],"role":[78],"designing":[80],"new":[81],"architecture.":[82],"From":[83],"structure":[85],"SQRT":[87,108,126,141,156],"CSLA,":[88,109],"there":[89],"a":[91],"scope":[92],"to":[93,125,155],"reduce":[94],"using":[97,104,158],"Zero":[98],"Finding":[99],"Logic":[100],"(ZFC)":[101],"technique.":[102],"By":[103],"ZFC":[105],"technique":[106],"16bit":[110],"architecture":[111,117],"has":[112,118],"been":[113],"developed.":[114],"The":[115,129],"modified":[116],"reduced":[119,151],"power":[122],"when":[123,153],"compared":[124,139,154],"CSLA":[127,157],"Adder.":[128],"adder":[130,149],"implemented":[132],"on":[133],"Spartan":[134],"3E":[135],"FPGA":[136],"with":[140],"CSLA.":[142],"Result":[143],"analysis":[144],"Show":[145],"that":[146],"proposed":[148],"gives":[150],"memory":[152],"ZFC.":[159]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-09-16T00:00:00"}