{"id":"https://openalex.org/W2486713616","doi":"https://doi.org/10.1002/9781119086383.ch7","title":"High\u2010Performance Energy\u2010Efficient Multicore\u2010Based Parallel Embedded Computing*","display_name":"High\u2010Performance Energy\u2010Efficient Multicore\u2010Based Parallel Embedded Computing*","publication_year":2016,"publication_date":"2016-01-08","ids":{"openalex":"https://openalex.org/W2486713616","doi":"https://doi.org/10.1002/9781119086383.ch7","mag":"2486713616"},"language":"en","primary_location":{"id":"doi:10.1002/9781119086383.ch7","doi":"https://doi.org/10.1002/9781119086383.ch7","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9781119086383.ch7","pdf_url":null,"source":{"id":"https://openalex.org/S4306464293","display_name":"Wiley eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Modeling and Optimization of Parallel and Distributed Embedded Systems","raw_type":"other"},"volume":{"id":"https://openalex.org/W2259197314","display_name":"Modeling and Optimization of Parallel and Distributed Embedded Systems"},"type":"book-chapter","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024203425","display_name":"Arslan Munir","orcid":"https://orcid.org/0000-0002-3126-8945","observed_orcids":["https://orcid.org/0000-0002-3126-8945"]},"institutions":[{"id":"https://openalex.org/I134113660","display_name":"University of Nevada, Reno","ror":"https://ror.org/01keh0577","country_code":"US","type":"education","lineage":["https://openalex.org/I134113660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arslan Munir","raw_affiliation_strings":["University of Nevada, Reno, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Nevada, Reno, USA","institution_ids":["https://openalex.org/I134113660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102928781","display_name":"Ross Gordon","orcid":"https://orcid.org/0000-0003-1034-8695","observed_orcids":["https://orcid.org/0000-0003-1034-8695"]},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Gordon-Ross","raw_affiliation_strings":["University of Florida, Gainesville, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":null,"display_name":"Sanjay Ranka","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay Ranka","raw_affiliation_strings":["University of Florida, Gainesville, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0925,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.69347826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"159","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.850600004196167,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.850600004196167,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.13169999420642853,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.007499999832361937,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.9210000038146973},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.9330000281333923},{"id":"https://openalex.org/keywords/multi-processor-systems-on-chip","display_name":"MPSoC","score":0.972000002861023},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.6439999938011169},{"id":"https://openalex.org/keywords/memory-design","display_name":"memory design","score":0.8949999809265137},{"id":"https://openalex.org/keywords/interconnection-networks","display_name":"interconnection networks","score":0.9950000047683716},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.6460000276565552},{"id":"https://openalex.org/keywords/performance-optimization","display_name":"performance optimization","score":0.42399999499320984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7462797164916992},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6714823246002197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6692626476287842},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.620831310749054},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5313782095909119},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5208837985992432},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5145809054374695},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.513820469379425},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4775063395500183},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4692806005477905},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.446951299905777},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26156532764434814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15905267000198364},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07736921310424805},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9781119086383.ch7","doi":"https://doi.org/10.1002/9781119086383.ch7","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9781119086383.ch7","pdf_url":null,"source":{"id":"https://openalex.org/S4306464293","display_name":"Wiley eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Modeling and Optimization of Parallel and Distributed Embedded Systems","raw_type":"other"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7101149902","https://openalex.org/W2128757673","https://openalex.org/W2494970198","https://openalex.org/W2373589672","https://openalex.org/W2475853288","https://openalex.org/W2716011421","https://openalex.org/W7143426317","https://openalex.org/W7670771","https://openalex.org/W4312327738","https://openalex.org/W4252082467"],"abstract_inverted_index":{"The":[0,46,62],"high-performance":[1,13,22],"energy-efficient":[2,24],"embedded":[3,16,30,68,85,100,115],"computing":[4],"(HPEEC)":[5],"domain":[6,48],"addresses":[7,120],"the":[8,133],"unique":[9],"design":[10,58],"challenges":[11,137],"of":[12,67,98,112],"and":[14,23,59,71,79,95,102,109,126,138],"low-power/energy":[15],"computing.":[17],"This":[18],"chapter":[19,63,134],"focuses":[20],"on":[21,128],"techniques":[25,92],"that":[26],"are":[27],"applicable":[28],"to":[29,41,76],"systems":[31,101],"(chip":[32],"multiprocessors":[33],"(CMPs),":[34],"systems-on-chip":[35,39],"(SoCs),":[36],"or":[37],"multiprocessor":[38],"(MPSoCs))":[40],"meet":[42],"particular":[43],"application":[44],"requirements.":[45],"HPEPEC":[47],"benefits":[49],"from":[50],"architectural":[51,74],"innovations":[52],"in":[53,83],"processor":[54],"core":[55],"layouts,":[56],"memory":[57],"interconnection":[60],"networks.":[61],"discusses":[64,89],"various":[65],"characteristics":[66],"system":[69],"applications":[70],"presents":[72],"novel":[73],"approaches":[75,105],"increase":[77],"performance":[78,94,108],"reduce":[80],"energy":[81,96],"consumption":[82],"parallel":[84,99,114,124],"systems.":[86],"It":[87],"also":[88],"hardware-assisted":[90],"middleware":[91],"for":[93,106,142],"optimization":[97],"describes":[103],"software":[104],"improving":[107],"power":[110],"efficiency":[111],"a":[113],"platform.":[116],"In":[117],"addition,":[118],"it":[119],"some":[121],"prominent":[122],"multicore-based":[123],"processors":[125],"emphasizes":[127],"their":[129],"HPEEC":[130],"features.":[131],"Finally,":[132],"highlights":[135],"research":[136,140],"future":[139],"directions":[141],"HPEPEC.":[143]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-08-23T00:00:00"}