{"id":"https://openalex.org/W2486567036","doi":"https://doi.org/10.1109/secon.2016.7506750","title":"Wired Logic for control: An inverters-only latch","display_name":"Wired Logic for control: An inverters-only latch","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2486567036","doi":"https://doi.org/10.1109/secon.2016.7506750","mag":"2486567036"},"language":"en","primary_location":{"id":"doi:10.1109/secon.2016.7506750","doi":"https://doi.org/10.1109/secon.2016.7506750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/secon.2016.7506750","pdf_url":null,"source":{"id":"https://openalex.org/S4393917016","display_name":"IEEE SoutheastCon","issn_l":"1091-0050","issn":["1091-0050"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SoutheastCon 2016","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112712225","display_name":"Stevo Bozinovski","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I139398662","display_name":"South Carolina State University","ror":"https://ror.org/00520ze08","country_code":"US","type":"education","lineage":["https://openalex.org/I139398662"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stevo Bozinovski","raw_affiliation_strings":["Department of Mathematics and Computer Science, South Carolina State University, Orangeburg, SC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, South Carolina State University, Orangeburg, SC, USA","institution_ids":["https://openalex.org/I139398662"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088783447","display_name":"Adrijan Bo\u017einovski","orcid":"https://orcid.org/0000-0003-2820-4016","observed_orcids":["https://orcid.org/0000-0003-2820-4016"]},"institutions":[{"id":"https://openalex.org/I78038858","display_name":"University American College Skopje","ror":"https://ror.org/05hknds03","country_code":"MK","type":"education","lineage":["https://openalex.org/I78038858"]}],"countries":["MK"],"is_corresponding":false,"raw_author_name":"Adrijan Bozinovski","raw_affiliation_strings":["School of Computer Science and Information Technologies, University American College, Skopje, Macedonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Information Technologies, University American College, Skopje, Macedonia","institution_ids":["https://openalex.org/I78038858"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6294000148773193,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6294000148773193,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.2615000009536743,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.02280000038444996,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latch-circuit","display_name":"latch circuit","score":0.7649999856948853},{"id":"https://openalex.org/keywords/inverter","display_name":"inverter","score":0.6700000166893005},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.3930000066757202},{"id":"https://openalex.org/keywords/logic-design","display_name":"digital circuit design","score":0.4650000035762787}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7243006229400635},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5697364807128906},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5444974899291992},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4714772701263428},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.46944117546081543},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45248228311538696},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.4150424003601074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4077156186103821},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29895347356796265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2600215673446655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23058372735977173},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16596689820289612},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.15240156650543213},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/secon.2016.7506750","doi":"https://doi.org/10.1109/secon.2016.7506750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/secon.2016.7506750","pdf_url":null,"source":{"id":"https://openalex.org/S4393917016","display_name":"IEEE SoutheastCon","issn_l":"1091-0050","issn":["1091-0050"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SoutheastCon 2016","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1986765202","https://openalex.org/W2078079100","https://openalex.org/W2147938149","https://openalex.org/W2798766995","https://openalex.org/W4232963096"],"related_works":["https://openalex.org/W3149309727","https://openalex.org/W2503563264","https://openalex.org/W6941142834","https://openalex.org/W2134328444","https://openalex.org/W2003872791","https://openalex.org/W7097374585","https://openalex.org/W25935384","https://openalex.org/W3158306754","https://openalex.org/W7146252489","https://openalex.org/W893140600"],"abstract_inverted_index":{"Wired":[0],"Logic":[1],"is":[2,19],"used":[3],"for":[4],"realization":[5],"of":[6,16],"a":[7],"latch":[8],"circuit":[9],"with":[10],"inverters":[11],"only.":[12],"A":[13],"laboratory":[14],"proof":[15],"the":[17],"concept":[18],"presented.":[20]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-08-23T00:00:00"}