{"id":"https://openalex.org/W2482249241","doi":"https://doi.org/10.1109/mwscas.2002.1187088","title":"Configurable architecture for smart pixel research","display_name":"Configurable architecture for smart pixel research","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2482249241","doi":"https://doi.org/10.1109/mwscas.2002.1187088","mag":"2482249241"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2002.1187088","doi":"https://doi.org/10.1109/mwscas.2002.1187088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2002.1187088","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002.","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039971921","display_name":"Arvind Chokhani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Chokhani","raw_affiliation_strings":["Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057089346","display_name":"V.S. Vagheeswar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.S. Vagheeswar","raw_affiliation_strings":["Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002332031","display_name":"Karthik Raman","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Shankar Raman","raw_affiliation_strings":["Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036344518","display_name":"Fred R. Beyette","orcid":"https://orcid.org/0000-0001-8704-7810","observed_orcids":["https://orcid.org/0000-0001-8704-7810"]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.R. Beyette","raw_affiliation_strings":["Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24965684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.29350000619888306,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.29350000619888306,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.15449999272823334,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.14560000598430634,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/smart-pixels","display_name":"smart pixels","score":0.5899999737739563},{"id":"https://openalex.org/keywords/cmos-photodetector","display_name":"CMOS photodetector","score":0.8539999723434448},{"id":"https://openalex.org/keywords/photoreceiver","display_name":"photoreceiver","score":0.9139999747276306},{"id":"https://openalex.org/keywords/instruction-fetch-unit","display_name":"instruction fetch unit","score":0.8889999985694885},{"id":"https://openalex.org/keywords/processing-element-array","display_name":"processing element array","score":0.7129999995231628},{"id":"https://openalex.org/keywords/nearest-neighbor-communication","display_name":"nearest-neighbor communication","score":0.859000027179718},{"id":"https://openalex.org/keywords/configurable-architecture","display_name":"configurable architecture","score":0.652999997138977},{"id":"https://openalex.org/keywords/interconnect-delay","display_name":"interconnect delay","score":0.6340000033378601},{"id":"https://openalex.org/keywords/wiring-density","display_name":"wiring density","score":0.746999979019165},{"id":"https://openalex.org/keywords/moore-s-law","display_name":"Moore's law","score":0.5559999942779541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7636357545852661},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6825600862503052},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6563377976417542},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5072433352470398},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4377667009830475},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41267579793930054},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3602949380874634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25066640973091125},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.229312002658844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15664270520210266}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2002.1187088","doi":"https://doi.org/10.1109/mwscas.2002.1187088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2002.1187088","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1850405760","https://openalex.org/W2025516544","https://openalex.org/W2050487400","https://openalex.org/W2105527691","https://openalex.org/W2140147371","https://openalex.org/W2172307690","https://openalex.org/W2493581502","https://openalex.org/W6633127185","https://openalex.org/W6656594533"],"related_works":["https://openalex.org/W2085526715","https://openalex.org/W1969650444","https://openalex.org/W2105527691","https://openalex.org/W2088162494","https://openalex.org/W2327661643","https://openalex.org/W2096023506","https://openalex.org/W2130175525","https://openalex.org/W2131569389","https://openalex.org/W1839585031","https://openalex.org/W3147414613"],"abstract_inverted_index":{"The":[0,57,74,87,134,157],"microprocessor":[1],"industry":[2],"has":[3],"been":[4,19],"striving":[5],"hard":[6],"to":[7,66,82,103,151],"keep":[8],"pace":[9],"with":[10,171,176],"Moore's":[11],"law.":[12],"Two":[13],"of":[14,35,38,48,80,92,112,137,162,169],"the":[15,20,46,68,78,84,90,93,97,100,104,125,142,148,177],"principal":[16,135],"problems":[17],"have":[18],"interconnect":[21],"delay":[22],"and":[23,31,54,95,119,155],"wiring":[24],"density.":[25],"This":[26],"paper":[27],"presents":[28],"a":[29,71,163,172],"new":[30],"efficient":[32],"design,":[33],"implementation":[34],"an":[36,61],"array":[37,168],"single":[39,173],"bit":[40],"optical":[41],"RISC":[42],"processors,":[43],"which":[44],"demonstrates":[45],"distribution":[47],"data":[49],"through":[50],"integrated":[51],"CMOS":[52],"photodetector":[53],"photoreceiver":[55],"circuit.":[56],"CASPR":[58],"chip":[59,149,159],"incorporates":[60],"Instruction":[62],"Fetch":[63],"Unit":[64],"(IFU)":[65],"fetch":[67],"instructions":[69,81,98],"from":[70],"host":[72,178],"computer.":[73,179],"Processing":[75,105,108],"Element":[76,109],"uses":[77],"stream":[79],"perform":[83],"necessary":[85],"calculations.":[86],"IFU":[88,174],"determines":[89],"branching":[91],"instruction":[94],"gives":[96],"in":[99],"correct":[101],"sequence":[102],"Element.":[106],"Each":[107],"(PE)":[110],"consists":[111],"its":[113],"Control":[114],"Unit,":[115],"Data":[116],"path,":[117],"ALU":[118],"Memory":[120],"Register":[121],"Bank.":[122],"Communication":[123],"between":[124],"PEs":[126,170],"is":[127,140],"effected":[128],"by":[129],"using":[130],"nearest":[131],"neighbor":[132],"communication.":[133],"advantage":[136],"our":[138],"design":[139],"that":[141],"user":[143],"can":[144],"decide":[145],"what":[146],"applications":[147],"needs":[150],"be":[152],"used":[153],"for":[154],"how.":[156],"final":[158],"would":[160],"comprise":[161],"4":[164,167],"/spl":[165],"times/":[166],"interfacing":[175]},"counts_by_year":[],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-08-23T00:00:00"}