{"id":"https://openalex.org/W2403429337","doi":null,"title":"A Proficient Design of Hybrid Synchronous and Asynchronous Dig ital FIR Filter using FPGA","display_name":"A Proficient Design of Hybrid Synchronous and Asynchronous Dig ital FIR Filter using FPGA","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2403429337","mag":"2403429337"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.402.2627","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.402.2627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ijcsi.org/papers/IJCSI-9-4-1-395-404.pdf","raw_type":"text"},"parent_works":[],"lineage":["https://openalex.org/W2403429337"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047591601","display_name":"Ila Vennila","orcid":"https://orcid.org/0000-0002-5351-6882","observed_orcids":["https://orcid.org/0000-0002-5351-6882"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ila Vennila","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-5351-6882","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5047591601"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.006000000052154064,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fir-filters","display_name":"FIR filters","score":0.8949999809265137},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8069999814033508},{"id":"https://openalex.org/keywords/pipelining","display_name":"pipelining","score":0.8289999961853027},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"parallel computing","score":0.703000009059906},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6399999856948853},{"id":"https://openalex.org/keywords/xilinx","display_name":"Xilinx","score":0.7749999761581421}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.8286699652671814},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7339005470275879},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7273461222648621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7087534666061401},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6818922758102417},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5574159622192383},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5118905305862427},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4854488968849182},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4720262587070465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4488440752029419},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.434222549200058},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.4219669699668884},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12678495049476624},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.402.2627","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.402.2627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ijcsi.org/papers/IJCSI-9-4-1-395-404.pdf","raw_type":"text"},{"id":"mag:2403429337","doi":null,"is_oa":false,"landing_page_url":"http://ijcsi.org/papers/IJCSI-9-4-1-395-404.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W53774300","https://openalex.org/W1554412415","https://openalex.org/W1766888123","https://openalex.org/W1981110154","https://openalex.org/W2095755461","https://openalex.org/W2111139814","https://openalex.org/W2162783922"],"related_works":["https://openalex.org/W2103457869","https://openalex.org/W2562995404","https://openalex.org/W3011793652","https://openalex.org/W215083660","https://openalex.org/W2373823775","https://openalex.org/W2183065049","https://openalex.org/W2349335869","https://openalex.org/W2247163149","https://openalex.org/W2299856898","https://openalex.org/W2373339227"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"hybrid":[4,44],"synchronous":[5,45],"and":[6,13,86,102,113,126],"asynchronous":[7,46],"digital":[8,20,79],"FIR":[9,21,80,105],"filter":[10,22,81,106,121],"is":[11,56,82,108,118],"designed":[12,78,107],"implemented":[14,87],"in":[15,42,72,110],"FPGA":[16,73],"using":[17,84,88],"VHDL.":[18],"The":[19,51,77,90,104],"of":[23,48,53,65,122],"high":[24,37],"throughput,":[25],"low":[26],"latency":[27],"operating":[28],"at":[29],"above":[30],"1.3":[31],"GHz":[32],"was":[33,40],"designed.":[34],"An":[35],"adaptive":[36],"capacity":[38],"pipelined":[39],"introduced":[41],"the":[43,49,54,61,114],"design":[47],"filter.":[50],"degree":[52],"pipelining":[55],"dynamically":[57],"variable":[58],"depending":[59],"upon":[60],"input.":[62],"Concurrent":[63],"execution":[64],"software":[66],"or":[67],"program":[68],"can":[69],"be":[70],"achieved":[71],"through":[74],"parallel":[75],"processing.":[76],"simulated":[83],"ModelSim":[85],"Xilinx.":[89],"simulation":[91],"results":[92],"are":[93],"presented":[94,119],"for":[95,120],"different":[96],"order":[97,123],"such":[98],"as":[99],"3,":[100,124],"6":[101,125],"15.":[103],"synthesized":[109],"Xilinx":[111],"9.1i":[112],"device":[115],"utilization":[116],"report":[117]},"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2016-06-24T00:00:00"}