{"id":"https://openalex.org/W23890626","doi":"https://doi.org/10.1007/3-540-58450-1_51","title":"Generating designs using an Algorithmic Register Transfer Language with formal semantics","display_name":"Generating designs using an Algorithmic Register Transfer Language with formal semantics","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W23890626","doi":"https://doi.org/10.1007/3-540-58450-1_51","mag":"23890626"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-58450-1_51","doi":"https://doi.org/10.1007/3-540-58450-1_51","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58450-1_51","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","ki-jl-1","norway-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W2476720312","display_name":"Higher Order Logic Theorem Proving and Its Applications"},"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033908708","display_name":"Juin-Yeu Joseph Lu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Juin-Yeu Lu","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Syracuse University, Syracuse, NY","syracuse University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Syracuse University, Syracuse, NY","institution_ids":["https://openalex.org/I70983195"]},{"raw_affiliation_string":"syracuse University","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111991914","display_name":"Shiu\u2010Kai Chin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shiu-Kai Chin","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Syracuse University, Syracuse, NY","syracuse University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Syracuse University, Syracuse, NY","institution_ids":["https://openalex.org/I70983195"]},{"raw_affiliation_string":"syracuse University","institution_ids":["https://openalex.org/I70983195"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I70983195"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.00499643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"316","last_page":"331"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.57669997215271,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.57669997215271,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.3555000126361847,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.02590000070631504,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-transfer-level-description","display_name":"register-transfer level description","score":0.597000002861023},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.5920000076293945},{"id":"https://openalex.org/keywords/formal-semantics","display_name":"formal semantics","score":0.8379999995231628},{"id":"https://openalex.org/keywords/higher-order-logic","display_name":"higher-order logic","score":0.8999999761581421},{"id":"https://openalex.org/keywords/abstract-machines","display_name":"abstract machines","score":0.7179999947547913},{"id":"https://openalex.org/keywords/compiler-verification","display_name":"compiler verification","score":0.8999999761581421},{"id":"https://openalex.org/keywords/hardware-synthesis","display_name":"hardware synthesis","score":0.8460000157356262},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.8510000109672546}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8951989412307739},{"id":"https://openalex.org/C17435882","wikidata":"https://www.wikidata.org/wiki/Q17030435","display_name":"HOL","level":2,"score":0.798638641834259},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7556248903274536},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7420476675033569},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.5323569774627686},{"id":"https://openalex.org/C60048249","wikidata":"https://www.wikidata.org/wiki/Q37437","display_name":"Syntax","level":2,"score":0.5285032391548157},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4380589425563812},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4377521574497223},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.4324547052383423},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4153517484664917},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3216512203216553},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2621104121208191},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17812031507492065},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.16247892379760742},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15408116579055786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1507074236869812},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.10426995158195496}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-58450-1_51","doi":"https://doi.org/10.1007/3-540-58450-1_51","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58450-1_51","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","ki-jl-1","norway-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1495225479","https://openalex.org/W1565996669","https://openalex.org/W1582261418","https://openalex.org/W1588424036","https://openalex.org/W1591616516","https://openalex.org/W1996501408","https://openalex.org/W2012284435","https://openalex.org/W2020425311","https://openalex.org/W2036887642","https://openalex.org/W2049029312","https://openalex.org/W2105761964","https://openalex.org/W2127862840"],"related_works":["https://openalex.org/W2122620434","https://openalex.org/W7095236693","https://openalex.org/W1486117303","https://openalex.org/W2265762389","https://openalex.org/W7204576256","https://openalex.org/W7096986415","https://openalex.org/W2011735245","https://openalex.org/W2105606137","https://openalex.org/W4230088007","https://openalex.org/W7152040480"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-10-10T09:11:00.788812","created_date":"2016-06-24T00:00:00"}