{"id":"https://openalex.org/W2387653302","doi":null,"title":"A method of VLSI architecture design with low memory requirement for 2-D DWT","display_name":"A method of VLSI architecture design with low memory requirement for 2-D DWT","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2387653302","mag":"2387653302"},"language":"en","primary_location":{"id":"mag:2387653302","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-DLYX200703027.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764599868","display_name":"Journal of Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Journal of Circuits and Systems","raw_type":null},"parent_works":[],"lineage":["https://openalex.org/W2387653302"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077563224","display_name":"Yang Chong-peng","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yang Chong-peng","raw_affiliation_strings":["Research Institute of VLSI Design,Zhejiang University,Hangzhou 310027,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Institute of VLSI Design,Zhejiang University,Hangzhou 310027,China)","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5077563224"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.0038999998942017555,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/2d-discrete-wavelet-transform","display_name":"two-dimensional wavelet transform","score":0.953000009059906},{"id":"https://openalex.org/keywords/lifting-scheme","display_name":"lifting scheme","score":0.8320000171661377},{"id":"https://openalex.org/keywords/on-chip-memory-reduction","display_name":"on-chip memory reduction","score":0.953000009059906},{"id":"https://openalex.org/keywords/operation-scheduling","display_name":"operation scheduling","score":0.9020000100135803},{"id":"https://openalex.org/keywords/pipelined-architecture","display_name":"pipelined architecture","score":0.9399999976158142},{"id":"https://openalex.org/keywords/9-7-filter","display_name":"9/7 filter","score":0.9539999961853027},{"id":"https://openalex.org/keywords/5-3-filter","display_name":"5/3 filter","score":0.972000002861023},{"id":"https://openalex.org/keywords/image-compression","display_name":"image compression","score":0.7549999952316284},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.6470000147819519}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7108122110366821},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6397780179977417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6172839403152466},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5888406038284302},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.5515347719192505},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4828963279724121},{"id":"https://openalex.org/C78201319","wikidata":"https://www.wikidata.org/wiki/Q685727","display_name":"Grayscale","level":3,"score":0.44400981068611145},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4424522817134857},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35607245564460754},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.304402619600296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3023563027381897},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.2739982008934021},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2376856505870819},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14858022332191467},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.14323097467422485},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.13428401947021484},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2387653302","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-DLYX200703027.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764599868","display_name":"Journal of Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Journal of Circuits and Systems","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2133345982","https://openalex.org/W2162650859","https://openalex.org/W2128217271","https://openalex.org/W2364010032","https://openalex.org/W2341170497","https://openalex.org/W1520767702","https://openalex.org/W2089944071","https://openalex.org/W2548359562","https://openalex.org/W2357594002","https://openalex.org/W7065518797"],"abstract_inverted_index":{"A":[0],"novel":[1],"method":[2,60],"to":[3,21,106],"schedule":[4],"the":[5,9,51,64,68,114],"operations":[6,35],"involved":[7],"in":[8],"VLSI":[10],"architecture":[11,49,72],"design":[12,96],"for":[13,73],"lifting-based":[14],"2-D":[15,75],"discrete":[16],"wavelet":[17],"transforms(DWT)":[18],"is":[19,46,104],"presented":[20],"reduce":[22],"on-chip":[23,43],"memory":[24,44],"requirement.By":[25],"means":[26],"of":[27,50,109,116],"processing":[28],"a":[29,58],"few":[30],"datum":[31],"with":[32,39,82,100,113],"row":[33,52],"filter":[34,41,53,56,99],"that":[36,61,94],"are":[37,88],"paralleling":[38],"column":[40,55],"operations,the":[42],"capacity":[45],"progressively":[47],"reduced.Furthermore,the":[48],"and":[54,66],"adoptes":[57],"pipelined":[59],"speeded":[62],"up":[63],"transforms":[65],"improves":[67],"hardware":[69],"utilization.The":[70],"whole":[71],"9/7":[74,98],"DWT":[76],"can":[77],"also":[78],"be":[79],"easily":[80],"compatible":[81],"5/3":[83],"filter.The":[84],"simulation":[85],"results":[86],"which":[87],"simulated":[89],"through":[90],"Verilog":[91],"HDL":[92],"indicate":[93],"this":[95],"using":[97],"3":[101],"level":[102],"decompositions":[103],"able":[105],"perform":[107],"compression":[108],"1280\u00d71024\u00d78bit":[110],"grayscale":[111],"images":[112],"speed":[115],"21":[117],"frames":[118],"per":[119],"second(fps)":[120],"at":[121],"50MHz":[122],"system":[123],"clock.":[124]},"counts_by_year":[],"updated_date":"2025-10-10T17:16:08.811792","created_date":"2016-06-24T00:00:00"}