{"id":"https://openalex.org/W2386830558","doi":null,"title":"Summary of VLSI Design-for-Test","display_name":"Summary of VLSI Design-for-Test","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2386830558","mag":"2386830558"},"language":"en","primary_location":{"id":"mag:2386830558","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ200410051.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764700129","display_name":"Microelectronics & Computer","issn_l":"1000-7180","issn":["1000-7180"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4322697011","host_organization_name":"IEEE","host_organization_lineage":["https://openalex.org/P4322697011"],"host_organization_lineage_names":["IEEE"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microelectronics & Computer","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110365097","display_name":"Zhao Yuanfu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhao Yuanfu","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing 100076 China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing 100076 China)","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110365097"],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.46075641,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testability","display_name":"design for testability","score":0.8420000076293945},{"id":"https://openalex.org/keywords/vlsi-testing","display_name":"VLSI testing","score":0.8960000276565552},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.9179999828338623},{"id":"https://openalex.org/keywords/testability","display_name":"testability","score":0.44699999690055847}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9524989128112793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8223446607589722},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5178976058959961},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4653025269508362},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40558141469955444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.258422315120697},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.056196361780166626},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2386830558","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ200410051.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764700129","display_name":"Microelectronics & Computer","issn_l":"1000-7180","issn":["1000-7180"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4322697011","host_organization_name":"IEEE","host_organization_lineage":["https://openalex.org/P4322697011"],"host_organization_lineage_names":["IEEE"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microelectronics & Computer","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2243339577","https://openalex.org/W2368262629","https://openalex.org/W2273696519","https://openalex.org/W2271439771","https://openalex.org/W215355005","https://openalex.org/W816564853","https://openalex.org/W2367494385","https://openalex.org/W2009797154","https://openalex.org/W2078888330","https://openalex.org/W7222976729"],"abstract_inverted_index":{"From":[0],"the":[1,6,38],"point":[2],"of":[3,21],"view":[4],"about":[5,40],"relationships":[7],"among":[8],"DFT,":[9],"VLSI":[10,13,22,41],"test":[11,23],"and":[12,18,24,34],"design,":[14],"popular":[15],"DFT":[16],"techniques":[17],"correlative":[19],"theories":[20],"design":[25],"are":[26,43],"summarized.":[27],"Basic":[28],"theories,":[29],"current":[30],"technologies,":[31],"implementation":[32],"approaches":[33],"new":[35],"trends":[36],"in":[37,45,47],"future":[39],"design-for-test":[42],"introduced":[44],"brief":[46],"this":[48],"paper.":[49]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2016-06-24T00:00:00"}