{"id":"https://openalex.org/W2379246782","doi":null,"title":"Design and Implementation of Digital Costas-loop","display_name":"Design and Implementation of Digital Costas-loop","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2379246782","mag":"2379246782"},"language":"en","primary_location":{"id":"mag:2379246782","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-WXDG201003010.htm","pdf_url":null,"source":{"id":"https://openalex.org/S4210196340","display_name":"Radio Engineering","issn_l":"2587-926X","issn":["2587-926X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Radio Engineering","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101692351","display_name":"Ximing Zhang","orcid":"https://orcid.org/0000-0002-6400-6984","observed_orcids":["https://orcid.org/0000-0002-6400-6984"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ximing Zhang","raw_affiliation_strings":["The 54th Research Institute of CETC,Shijiazhuang Hebei 050081,China)"],"raw_orcid":"https://orcid.org/0000-0002-6400-6984","affiliations":[{"raw_affiliation_string":"The 54th Research Institute of CETC,Shijiazhuang Hebei 050081,China)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5101692351"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2383,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59388374,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9634000062942505,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9634000062942505,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13816","display_name":"Advanced Signal Processing Techniques","score":0.007600000128149986,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.006599999964237213,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carrier-synchronization","display_name":"carrier synchronization","score":0.9929999709129333},{"id":"https://openalex.org/keywords/spread-spectrum-systems","display_name":"spread spectrum systems","score":0.9419999718666077},{"id":"https://openalex.org/keywords/digital-phase-locked-loop","display_name":"digital phase-locked loop","score":0.8799999952316284},{"id":"https://openalex.org/keywords/loop-filter-design","display_name":"loop filter design","score":0.9129999876022339},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.9309999942779541},{"id":"https://openalex.org/keywords/dsp-implementation","display_name":"DSP implementation","score":0.8709999918937683},{"id":"https://openalex.org/keywords/demodulation","display_name":"demodulation","score":0.7440000176429749}],"concepts":[{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6832345724105835},{"id":"https://openalex.org/C17877974","wikidata":"https://www.wikidata.org/wiki/Q2375705","display_name":"Carrier recovery","level":4,"score":0.6592819690704346},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.591291606426239},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.588128387928009},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5736627578735352},{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.5503581762313843},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5333585143089294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5257794857025146},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.49003469944000244},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4858055114746094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4831056594848633},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4717608094215393},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.47119781374931335},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42757177352905273},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3556990623474121},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2936267852783203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2901960611343384},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1754976511001587},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.10237795114517212},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06598106026649475},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2379246782","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-WXDG201003010.htm","pdf_url":null,"source":{"id":"https://openalex.org/S4210196340","display_name":"Radio Engineering","issn_l":"2587-926X","issn":["2587-926X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Radio Engineering","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2358840329","https://openalex.org/W1964986426","https://openalex.org/W1992803595","https://openalex.org/W2347293735","https://openalex.org/W4400843307","https://openalex.org/W1915398035","https://openalex.org/W2353923729","https://openalex.org/W2272506236","https://openalex.org/W2348140136","https://openalex.org/W2513425236"],"abstract_inverted_index":{"The":[0],"paper":[1],"introduces":[2],"the":[3,24,37,52,80,88],"design":[4,39,53],"and":[5,69,86],"implementation":[6,57],"of":[7,12,27,40,43,54,59],"digital":[8,55,60,64],"Costas-loop":[9,61,81],"for":[10,51],"realization":[11],"carrier-synchronization":[13],"in":[14,62],"spread":[15],"spectrum":[16],"system,and":[17],"presents":[18],"its":[19],"structure":[20],"as":[21,23,35],"well":[22],"basic":[25],"method":[26],"realizing":[28],"carrier":[29,84],"synchronization.The":[30],"paper,with":[31],"second-order":[32],"loop":[33,41],"taken":[34],"example,analyzes":[36],"parameter":[38],"filter":[42],"Digital":[44],"Phase":[45],"Locked":[46],"Loop,which":[47],"provides":[48],"a":[49],"reference":[50],"Costas-loop.The":[56],"scheme":[58],"high-speed":[63],"signal":[65],"board(based":[66],"on":[67],"FPGA":[68],"DSP)":[70],"is":[71,74],"presented,and":[72],"it":[73],"proven":[75],"by":[76],"engineering":[77],"validation":[78],"that":[79],"can":[82],"realize":[83],"synchronization":[85],"demodulate":[87],"needed":[89],"signal.":[90]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-23T06:02:39.697066","created_date":"2016-06-24T00:00:00"}