{"id":"https://openalex.org/W2376767409","doi":null,"title":"Effective SoC Test Scheduling under Peak Power Constraints Based on the Ant Colony Algorithm","display_name":"Effective SoC Test Scheduling under Peak Power Constraints Based on the Ant Colony Algorithm","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2376767409","mag":"2376767409"},"language":"en","primary_location":{"id":"mag:2376767409","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ201107001.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764700129","display_name":"Microelectronics & Computer","issn_l":"1000-7180","issn":["1000-7180"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4322697011","host_organization_name":"IEEE","host_organization_lineage":["https://openalex.org/P4322697011"],"host_organization_lineage_names":["IEEE"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microelectronics & Computer","raw_type":null},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003899363","display_name":"LI Chong-ren","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"LI Chong-ren","raw_affiliation_strings":["The Key Lab of Integrated Microsystems,Shenzhen Graduate School of Peking University,Shenzhen 518055,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of Integrated Microsystems,Shenzhen Graduate School of Peking University,Shenzhen 518055,China)","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5003899363"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":1.3484,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.86715205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-chip-testing","display_name":"system-on-chip testing","score":0.800000011920929},{"id":"https://openalex.org/keywords/exam-scheduling","display_name":"test scheduling","score":0.9850000143051147},{"id":"https://openalex.org/keywords/peak-power-constraint","display_name":"peak power constraint","score":0.9760000109672546},{"id":"https://openalex.org/keywords/ant-colony-optimization","display_name":"ant colony optimization","score":0.968999981880188},{"id":"https://openalex.org/keywords/test-application-time-reduction","display_name":"test application time reduction","score":0.7590000033378601},{"id":"https://openalex.org/keywords/test-time-reduction","display_name":"test time reduction","score":0.6650000214576721}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8190961480140686},{"id":"https://openalex.org/C40128228","wikidata":"https://www.wikidata.org/wiki/Q460851","display_name":"Ant colony optimization algorithms","level":2,"score":0.6873195767402649},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5662010312080383},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5608246922492981},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5195565223693848},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.46619170904159546},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.443342924118042},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4375031292438507},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4120372533798218},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3600435256958008},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3456432521343231},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10850366950035095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2376767409","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ201107001.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764700129","display_name":"Microelectronics & Computer","issn_l":"1000-7180","issn":["1000-7180"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4322697011","host_organization_name":"IEEE","host_organization_lineage":["https://openalex.org/P4322697011"],"host_organization_lineage_names":["IEEE"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microelectronics & Computer","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2045317781","https://openalex.org/W2060642575","https://openalex.org/W1969934965","https://openalex.org/W2160714887","https://openalex.org/W2102462902","https://openalex.org/W2105913179","https://openalex.org/W1512859395","https://openalex.org/W1517843001","https://openalex.org/W51773947","https://openalex.org/W2150329925"],"abstract_inverted_index":{"The":[0],"SoC":[1],"IC":[2],"generates":[3],"much":[4],"more":[5,67],"power":[6,28,49],"dissipation":[7],"during":[8],"testing":[9],"which":[10],"may":[11],"cause":[12],"reliability":[13],"problem":[14],"to":[15,20,40],"the":[16,22,25,33,42,47,54,64,74],"device.Hence,it":[17],"is":[18,66],"desirable":[19],"schedule":[21],"tests":[23],"under":[24,46],"allowable":[26],"peak":[27,48],"constraint.This":[29],"work":[30],"presents,based":[31],"on":[32],"Ant":[34],"Colony":[35],"Optimization(ACO)":[36],"algorithm,a":[37],"test":[38,43,71],"scheduling":[39],"reduce":[41],"application":[44],"time":[45,72],"constraint":[50,55],"as":[51,53],"well":[52],"of":[56],"maximum":[57],"TAM":[58],"bus":[59],"width.Experimental":[60],"results":[61],"show":[62],"that":[63],"algorithm":[65],"effective":[68],"in":[69],"reducing":[70],"than":[73],"earlier":[75],"published":[76],"methods.":[77]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2016-06-24T00:00:00"}