{"id":"https://openalex.org/W2375888161","doi":null,"title":"Simulation Analysis and Design of Analog Circuit Based on Protel99SE","display_name":"Simulation Analysis and Design of Analog Circuit Based on Protel99SE","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2375888161","mag":"2375888161"},"language":"en","primary_location":{"id":"mag:2375888161","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-DZGS201003021.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2765027395","display_name":"Informatization Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Informatization Research","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091200643","display_name":"Shu Xiyong","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210153869","display_name":"Huai'an University","ror":"https://ror.org/0555ezg60","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210153869"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shu Xiyong","raw_affiliation_strings":["Huaian College of Information Technology,Huaian 223003 China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huaian College of Information Technology,Huaian 223003 China)","institution_ids":["https://openalex.org/I4210153869"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5091200643"],"corresponding_institution_ids":["https://openalex.org/I4210153869"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12899","display_name":"Engineering and Technology Innovations","score":0.39309999346733093,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12899","display_name":"Engineering and Technology Innovations","score":0.39309999346733093,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.36230000853538513,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.08579999953508377,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analog-circuit-simulation","display_name":"analog circuit simulation","score":0.8059999942779541},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"electronic design automation","score":0.8209999799728394},{"id":"https://openalex.org/keywords/pcb-board-design","display_name":"PCB board design","score":0.6430000066757202},{"id":"https://openalex.org/keywords/rectifier","display_name":"rectifier","score":0.8180000185966492},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"voltage regulator","score":0.8399999737739563}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8987995386123657},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.7092174291610718},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.6970376968383789},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5586923956871033},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.5533756613731384},{"id":"https://openalex.org/C50100734","wikidata":"https://www.wikidata.org/wiki/Q7303176","display_name":"Rectifier (neural networks)","level":5,"score":0.5388656854629517},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.5384317636489868},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5100075006484985},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5079026818275452},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.48020634055137634},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46879062056541443},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4643308222293854},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4623509645462036},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.4316946268081665},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4221121370792389},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.41900357604026794},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.41356712579727173},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41292473673820496},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.4110942482948303},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36458712816238403},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3539189398288727},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3511824607849121},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.30029532313346863},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.252724826335907},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23665368556976318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1840192675590515},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.06374406814575195},{"id":"https://openalex.org/C86582703","wikidata":"https://www.wikidata.org/wiki/Q7617824","display_name":"Stochastic neural network","level":4,"score":0.0},{"id":"https://openalex.org/C147168706","wikidata":"https://www.wikidata.org/wiki/Q1457734","display_name":"Recurrent neural network","level":3,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2375888161","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-DZGS201003021.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2765027395","display_name":"Informatization Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Informatization Research","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2378290926","https://openalex.org/W2370628269","https://openalex.org/W982473056","https://openalex.org/W2380287109","https://openalex.org/W195344545","https://openalex.org/W2511601425","https://openalex.org/W25759165","https://openalex.org/W2375368830","https://openalex.org/W2390096144","https://openalex.org/W2253856674"],"abstract_inverted_index":{"Protel99SE":[0,61],"is":[1],"an":[2,87],"all":[3],"in":[4],"one":[5],"electronic":[6],"design":[7,15],"automation":[8],"(EDA)":[9],"software":[10],"with":[11,31,80],"a":[12,81],"set":[13],"of":[14,44,50,60,66,73],"tools,which":[16],"can":[17,36],"not":[18],"only":[19],"achieve":[20],"the":[21,40,45,48,51,63,93],"schematic":[22,46,94],"circuit":[23,33,53,67,75,84,95],"and":[24,42,62],"PCB":[25],"board":[26],"production,but":[27],"also":[28],"provide":[29],"users":[30],"powerful,easy-to-use":[32],"simulation.":[34],"It":[35],"be":[37],"used":[38],"for":[39],"simulation,analysis":[41],"verification":[43],"circuit,reflecting":[47],"performance":[49],"designed":[52],"immediately.":[54],"In":[55],"this":[56],"paper,the":[57],"main":[58],"characteristics":[59],"general":[64],"steps":[65],"simulation":[68,76],"are":[69,78,96],"presented,the":[70],"specific":[71],"methods":[72],"analog":[74],"analysis":[77],"discussed":[79],"simple":[82],"rectifier":[83],"regulator":[85],"as":[86],"example,matters":[88],"needing":[89],"attention":[90],"when":[91],"drawing":[92],"emphasized.":[97]},"counts_by_year":[],"updated_date":"2026-08-27T14:10:00.468798","created_date":"2016-06-24T00:00:00"}