{"id":"https://openalex.org/W2372395877","doi":null,"title":"The Research on Power Dissipation of Different ALU Implementation Schemes","display_name":"The Research on Power Dissipation of Different ALU Implementation Schemes","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2372395877","mag":"2372395877"},"language":"en","primary_location":{"id":"mag:2372395877","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-WCLJ201104002.htm","pdf_url":null,"source":{"id":"https://openalex.org/S53053606","display_name":"Microprocessors","issn_l":"0308-5953","issn":["0308-5953","1878-2965"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microprocessors","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064004078","display_name":"Anping Jiang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Anping Jiang","raw_affiliation_strings":["Beijing Microelectronics Technology Institute,Beijing 100076,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute,Beijing 100076,China)","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064004078"],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34634721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.8700000047683716},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.8560000061988831},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.7929999828338623},{"id":"https://openalex.org/keywords/8-bit-alu","display_name":"8-bit ALU","score":0.8880000114440918},{"id":"https://openalex.org/keywords/processor-design","display_name":"processor design","score":0.47600001096725464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8451316952705383},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8057500123977661},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.622218132019043},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5475569367408752},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4718206822872162},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.45394283533096313},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4066884517669678},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37074097990989685},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11323791742324829},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2372395877","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-WCLJ201104002.htm","pdf_url":null,"source":{"id":"https://openalex.org/S53053606","display_name":"Microprocessors","issn_l":"0308-5953","issn":["0308-5953","1878-2965"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microprocessors","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2008638261","https://openalex.org/W2110473024","https://openalex.org/W2610294392","https://openalex.org/W1485923705","https://openalex.org/W3047208880","https://openalex.org/W2186950804","https://openalex.org/W2150221649","https://openalex.org/W7099173037","https://openalex.org/W2552679130","https://openalex.org/W7100115332"],"abstract_inverted_index":{"Low":[0],"power":[1,9,40,63,77],"is":[2,17,27,72],"a":[3,18],"challenging":[4],"work":[5],"in":[6,25],"micro-processor":[7,26],"design.Implementing":[8],"optimization":[10],"on":[11,39],"all":[12],"components":[13,24],"of":[14,20,34,67,79],"the":[15,21,28,61,68],"processor":[16],"choice.One":[19],"most":[22],"basic":[23],"Arithmetic":[29],"and":[30,42,52,84],"Logic":[31],"Unit(ALU).The":[32],"architecture":[33,51,59,81],"ALU":[35,47,58,66],"has":[36],"several":[37],"implications":[38],"consumption,delay":[41],"area.There":[43],"are":[44,82],"three":[45,69],"common":[46],"architectures:complex":[48],"architecture,adder":[49],"independent":[50],"chain":[53],"architecture.To":[54],"find":[55],"out":[56],"which":[57],"provides":[60],"best":[62],"efficiency,an":[64],"8-bit":[65],"different":[70],"architectures":[71],"designed.Compared":[73],"with":[74],"other":[75],"architectures,the":[76],"savings":[78],"complex":[80],"19.38%":[83],"33.87%.":[85]},"counts_by_year":[],"updated_date":"2025-10-10T17:16:08.811792","created_date":"2016-06-24T00:00:00"}