{"id":"https://openalex.org/W2365572068","doi":null,"title":"IP Core Design on the FPGA","display_name":"IP Core Design on the FPGA","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2365572068","mag":"2365572068"},"language":"en","primary_location":{"id":"mag:2365572068","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-CQZB2011Z1055.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764832185","display_name":"Journal of Chongqing College of Electronic Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4383694749","host_organization_name":"Chongqing College of Electronic Engineering","host_organization_lineage":["https://openalex.org/P4383694749"],"host_organization_lineage_names":["Chongqing College of Electronic Engineering"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Journal of Chongqing College of Electronic Engineering","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037529917","display_name":"Jianwei Lee","orcid":"https://orcid.org/0000-0001-7861-6364","observed_orcids":["https://orcid.org/0000-0001-7861-6364"]},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lee Jianwei","raw_affiliation_strings":["College of Opto Electronic Engineering,Chongqing University,Chongqing 400044,China 2"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Opto Electronic Engineering,Chongqing University,Chongqing 400044,China 2","institution_ids":["https://openalex.org/I158842170"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037529917"],"corresponding_institution_ids":["https://openalex.org/I158842170"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.32658718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.004000000189989805,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ip-core-design","display_name":"IP core design","score":0.9179999828338623},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.843999981880188},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8939999938011169},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.7170000076293945},{"id":"https://openalex.org/keywords/parameterized-design","display_name":"parameterized design","score":0.5799999833106995},{"id":"https://openalex.org/keywords/modular-design","display_name":"modular design","score":0.8600000143051147},{"id":"https://openalex.org/keywords/simulation-verification","display_name":"simulation verification","score":0.7950000166893005}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8263762593269348},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6201038956642151},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6167789697647095},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6160569190979004},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.6145352125167847},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5714090466499329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5111592411994934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4843534231185913},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.480940043926239},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.42438939213752747},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4132378101348877},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3463374972343445},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1048884391784668},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2365572068","doi":null,"is_oa":false,"landing_page_url":"http://en.cnki.com.cn/Article_en/CJFDTOTAL-CQZB2011Z1055.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764832185","display_name":"Journal of Chongqing College of Electronic Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4383694749","host_organization_name":"Chongqing College of Electronic Engineering","host_organization_lineage":["https://openalex.org/P4383694749"],"host_organization_lineage_names":["Chongqing College of Electronic Engineering"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Journal of Chongqing College of Electronic Engineering","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2129521337","https://openalex.org/W2372485773","https://openalex.org/W2328877691","https://openalex.org/W3145559172","https://openalex.org/W2379036245","https://openalex.org/W578086594","https://openalex.org/W3166844638","https://openalex.org/W972755443","https://openalex.org/W2357980850","https://openalex.org/W3143714452"],"abstract_inverted_index":{"This":[0],"paper":[1],"will":[2,36],"adopt":[3],"two":[4],"designing":[5],"ways":[6],"of":[7],"VHDL":[8],"Hard":[9],"ware":[10],"Description":[11],"Language":[12],"and":[13,22],"Diagram":[14],"on":[15],"the":[16,20,26,32],"8253":[17],"principle,and":[18],"design":[19,35],"layering,modular":[21],"parameterized":[23],"8253,and":[24],"compile":[25],"function":[27],"module,and":[28],"stimulatingly":[29],"verify":[30],"all":[31],"modules.The":[33],"final":[34],"be":[37,46],"configured":[38],"with":[39],"FLEX10KE":[40],"Chip":[41],"which":[42],"has":[43],"proved":[44],"to":[45],"correct.":[47]},"counts_by_year":[],"updated_date":"2025-10-10T17:16:08.811792","created_date":"2016-06-24T00:00:00"}