{"id":"https://openalex.org/W2362467490","doi":null,"title":"Study and Design for a Java Processor Based on RISC Architecture","display_name":"Study and Design for a Java Processor Based on RISC Architecture","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2362467490","mag":"2362467490"},"language":"en","primary_location":{"id":"mag:2362467490","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ201107016.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764700129","display_name":"Microelectronics & Computer","issn_l":"1000-7180","issn":["1000-7180"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4322697011","host_organization_name":"IEEE","host_organization_lineage":["https://openalex.org/P4322697011"],"host_organization_lineage_names":["IEEE"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microelectronics & Computer","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074166500","display_name":"Ping Hu","orcid":"https://orcid.org/0000-0002-3681-3148","observed_orcids":["https://orcid.org/0000-0002-3681-3148"]},"institutions":[{"id":"https://openalex.org/I134687103","display_name":"Nanjing Tech University","ror":"https://ror.org/03sd35x91","country_code":"CN","type":"education","lineage":["https://openalex.org/I134687103"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ping Hu","raw_affiliation_strings":["College of Electronics and Information Engineering, Nanjing University of Technology, Nanjing 211816, China#TAB#"],"raw_orcid":"https://orcid.org/0000-0002-3681-3148","affiliations":[{"raw_affiliation_string":"College of Electronics and Information Engineering, Nanjing University of Technology, Nanjing 211816, China#TAB#","institution_ids":["https://openalex.org/I134687103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5074166500"],"corresponding_institution_ids":["https://openalex.org/I134687103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9253000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9253000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.031300000846385956,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.013199999928474426,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/java-processor","display_name":"Java processor","score":0.9739999771118164},{"id":"https://openalex.org/keywords/risc-architecture","display_name":"RISC architecture","score":0.9679999947547913},{"id":"https://openalex.org/keywords/processor-design","display_name":"processor design","score":0.8320000171661377},{"id":"https://openalex.org/keywords/reduced-instruction-set","display_name":"reduced instruction set","score":0.6859999895095825},{"id":"https://openalex.org/keywords/processor-performance","display_name":"processor performance","score":0.5830000042915344},{"id":"https://openalex.org/keywords/design-complexity-reduction","display_name":"design complexity reduction","score":0.7590000033378601}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9191753268241882},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.7983937859535217},{"id":"https://openalex.org/C175224512","wikidata":"https://www.wikidata.org/wiki/Q1334980","display_name":"Embedded Java","level":5,"score":0.6453259587287903},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.5393396019935608},{"id":"https://openalex.org/C181907185","wikidata":"https://www.wikidata.org/wiki/Q1100098","display_name":"Java concurrency","level":4,"score":0.5229457020759583},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5209378004074097},{"id":"https://openalex.org/C168702491","wikidata":"https://www.wikidata.org/wiki/Q567345","display_name":"Java annotation","level":4,"score":0.496315062046051},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4791080951690674},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4554556906223297},{"id":"https://openalex.org/C174954855","wikidata":"https://www.wikidata.org/wiki/Q7623626","display_name":"strictfp","level":4,"score":0.4403047561645508},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43535593152046204},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32364892959594727},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2362467490","doi":null,"is_oa":false,"landing_page_url":"https://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ201107016.htm","pdf_url":null,"source":{"id":"https://openalex.org/S2764700129","display_name":"Microelectronics & Computer","issn_l":"1000-7180","issn":["1000-7180"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4322697011","host_organization_name":"IEEE","host_organization_lineage":["https://openalex.org/P4322697011"],"host_organization_lineage_names":["IEEE"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Microelectronics & Computer","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2045179016","https://openalex.org/W2350598232","https://openalex.org/W2089955045","https://openalex.org/W2357875151","https://openalex.org/W2013693812","https://openalex.org/W2126923012","https://openalex.org/W2990475002","https://openalex.org/W7098551923","https://openalex.org/W7096382501","https://openalex.org/W2106977553"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,a":[2],"new":[3],"Java":[4,14,30,56],"processor":[5],"was":[6],"designed,which":[7],"combines":[8],"the":[9,12,35,47,53],"advantages":[10],"of":[11,29,41,55],"classic":[13],"processors":[15],"such":[16],"as":[17],"PicoJava":[18],"and":[19,23,34],"JOP,has":[20],"high":[21],"performance":[22,54],"low":[24],"complexity":[25],"features,takes":[26],"full":[27],"advantage":[28],"instruction":[31],"folding":[32],"technology":[33],"Reduced":[36],"Instruction":[37],"Set":[38],"Computer":[39],"architecture":[40],"advantage.So":[42],"it":[43],"not":[44],"only":[45],"reduces":[46],"design":[48],"complexity,but":[49],"has":[50],"greatly":[51],"improved":[52],"processors.":[57]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2016-06-24T00:00:00"}