{"id":"https://openalex.org/W2331933413","doi":"https://doi.org/10.5121/vlsic.2012.3306","title":"Design and Performance Analysis of Nine Stages CMOS Based Ring Oscillator","display_name":"Design and Performance Analysis of Nine Stages CMOS Based Ring Oscillator","publication_year":2012,"publication_date":"2012-06-30","ids":{"openalex":"https://openalex.org/W2331933413","doi":"https://doi.org/10.5121/vlsic.2012.3306","mag":"2331933413"},"language":"en","primary_location":{"id":"doi:10.5121/vlsic.2012.3306","doi":"https://doi.org/10.5121/vlsic.2012.3306","is_oa":true,"landing_page_url":"https://doi.org/10.5121/vlsic.2012.3306","pdf_url":"https://doi.org/10.5121/vlsic.2012.3306","source":{"id":"https://openalex.org/S4210196922","display_name":"International Journal of VLSI Design & Communication Systems","issn_l":"0976-1357","issn":["0976-1357","0976-1527"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of VLSI Design & Communication Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://doi.org/10.5121/vlsic.2012.3306","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103642308","display_name":"Sushil Kumar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I72769676","display_name":"Gautam Buddha University","ror":"https://ror.org/026cfwd52","country_code":"IN","type":"education","lineage":["https://openalex.org/I72769676"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sushil Kumar","raw_affiliation_strings":["School of Information and Communication Technology Gautam Buddha University, UP, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technology Gautam Buddha University, UP, India","institution_ids":["https://openalex.org/I72769676"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103642308"],"corresponding_institution_ids":["https://openalex.org/I72769676"],"apc_list":null,"apc_paid":null,"fwci":0.8002,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.7364315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"3","issue":"3","first_page":"57","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.573199987411499,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.573199987411499,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.33230000734329224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.05460000038146973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"ring oscillator","score":0.9179999828338623},{"id":"https://openalex.org/keywords/phase-noise","display_name":"phase noise","score":0.890999972820282},{"id":"https://openalex.org/keywords/timing-jitter","display_name":"timing jitter","score":0.9340000152587891},{"id":"https://openalex.org/keywords/low-power-oscillator","display_name":"low-power oscillator","score":0.6650000214576721},{"id":"https://openalex.org/keywords/analog-and-mixed-signal-circuits","display_name":"analog and mixed-signal circuits","score":0.6230000257492065},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.7310000061988831}],"concepts":[{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.7155241370201111},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6766743659973145},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.6526044607162476},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3927832543849945},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35555875301361084},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3405800759792328},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2439889907836914},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.07365420460700989},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.5121/vlsic.2012.3306","doi":"https://doi.org/10.5121/vlsic.2012.3306","is_oa":true,"landing_page_url":"https://doi.org/10.5121/vlsic.2012.3306","pdf_url":"https://doi.org/10.5121/vlsic.2012.3306","source":{"id":"https://openalex.org/S4210196922","display_name":"International Journal of VLSI Design & Communication Systems","issn_l":"0976-1357","issn":["0976-1357","0976-1527"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of VLSI Design & Communication Systems","raw_type":"journal-article"},{"id":"pmh:oai:zenodo.org:1993920","doi":null,"is_oa":true,"landing_page_url":"https://zenodo.org/record/1993920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"mag:2555380381","doi":null,"is_oa":false,"landing_page_url":"http://aircconline.com/vlsics/V3N3/3312vlsics06.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"doi:10.5121/vlsic.2012.3306","doi":"https://doi.org/10.5121/vlsic.2012.3306","is_oa":true,"landing_page_url":"https://doi.org/10.5121/vlsic.2012.3306","pdf_url":"https://doi.org/10.5121/vlsic.2012.3306","source":{"id":"https://openalex.org/S4210196922","display_name":"International Journal of VLSI Design & Communication Systems","issn_l":"0976-1357","issn":["0976-1357","0976-1527"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of VLSI Design & Communication Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2331933413.pdf","grobid_xml":"https://content.openalex.org/works/W2331933413.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1542543888","https://openalex.org/W1585651733","https://openalex.org/W1997727716","https://openalex.org/W2050853779","https://openalex.org/W2055510065","https://openalex.org/W2088532087","https://openalex.org/W2097815987","https://openalex.org/W2108324407","https://openalex.org/W2115662638","https://openalex.org/W2118565267","https://openalex.org/W2119123494","https://openalex.org/W2123597521","https://openalex.org/W2143217913","https://openalex.org/W2145712943","https://openalex.org/W2163007940","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W4254219010","https://openalex.org/W6631997649"],"related_works":["https://openalex.org/W2555380381","https://openalex.org/W2079417594","https://openalex.org/W2126775497","https://openalex.org/W7095237932","https://openalex.org/W2376796998","https://openalex.org/W2465634197","https://openalex.org/W7212029264","https://openalex.org/W1527515841","https://openalex.org/W2373413266","https://openalex.org/W2143477947"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3,103,123,139],"the":[4,42,83,94,126,132,145],"design":[5,23],"and":[6,27,63,73,91,108],"performance":[7],"analysis":[8],"of":[9,24,57,60,78,96,154],"a":[10,38,76,119],"ring":[11,121,136],"oscillator":[12,122],"using":[13],"CMOS":[14,84,101,120],"45nm":[15],"technology":[16,95],"process":[17],"in":[18,135],"Cadence":[19],"virtuoso":[20],"environment.":[21],"The":[22],"optimal":[25],"Analog":[26],"Mixed":[28],"Signal":[29],"(AMS)":[30],"very":[31],"large":[32],"scale":[33],"integrated":[34,43],"circuits":[35],"(VLSI)":[36],"is":[37,49,54,93],"challenging":[39],"task":[40],"for":[41,98],"circuit(IC)":[44],"designer.":[45],"A":[46],"Ring":[47,85],"Oscillator":[48,86],"an":[50],"active":[51],"device":[52],"which":[53,87],"made":[55],"up":[56],"odd":[58],"number":[59,77],"NOT":[61],"gates":[62],"whose":[64],"output":[65],"oscillates":[66],"between":[67],"two":[68],"voltage":[69],"levels":[70],"representing":[71],"high":[72],"low.There":[74],"are":[75,88,111],"challenges":[79],"ahead":[80],"while":[81],"designing":[82],"delay,":[89],"noise":[90,107,134,147],"glitches.CMOS":[92],"choice":[97],"many":[99],"applications,":[100],"oscillators":[102,137],"low":[104],"power,":[105],"phase":[106,133,146],"timing":[109],"jitter":[110],"highly":[112],"desired.In":[113],"this":[114],"paper,":[115],"we":[116],"have":[117,142],"designed":[118],"nine":[124,140],"stages.Previously,":[125],"researchers":[127],"were":[128],"unable":[129],"to":[130,148],"reduce":[131],"substantially":[138],"stages.We":[141],"successfully":[143],"reduced":[144],"-6.4kdBc/Hz":[149],"at":[150],"2GHz":[151],"center":[152],"frequency":[153],"oscillation.":[155]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}