{"id":"https://openalex.org/W2296006986","doi":"https://doi.org/10.1145/223982.224451","title":"Multiscalar processors","display_name":"Multiscalar processors","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2296006986","doi":"https://doi.org/10.1145/223982.224451","mag":"2296006986"},"language":"en","primary_location":{"id":"doi:10.1145/223982.224451","doi":"https://doi.org/10.1145/223982.224451","is_oa":false,"landing_page_url":"https://doi.org/10.1145/223982.224451","pdf_url":null,"source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd annual international symposium on Computer architecture - ISCA '95","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108260478","display_name":"Gurindar S. Sohi","orcid":"https://orcid.org/0009-0006-5848-6391","observed_orcids":["https://orcid.org/0009-0006-5848-6391"]},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.S. Sohi","raw_affiliation_strings":["Computer Sciences Department, University of Wisconsin, Madison, Madison, WI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Sciences Department, University of Wisconsin, Madison, Madison, WI","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045805373","display_name":"Scott E. Breach","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.E. Breach","raw_affiliation_strings":["Computer Sciences Department, University of Wisconsin, Madison, Madison, WI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Sciences Department, University of Wisconsin, Madison, Madison, WI","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103145581","display_name":"T. N. Vijaykumar","orcid":"https://orcid.org/0000-0001-6624-4372","observed_orcids":["https://orcid.org/0000-0001-6624-4372"]},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.N. Vijaykumar","raw_affiliation_strings":["Computer Sciences Department, University of Wisconsin, Madison, Madison, WI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Sciences Department, University of Wisconsin, Madison, Madison, WI","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":18.9821,"has_fulltext":false,"cited_by_count":986,"citation_normalized_percentile":{"value":0.99548193,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"414","last_page":"425"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"instruction-level parallelism","score":0.8859999775886536},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"task parallelism","score":0.6240000128746033},{"id":"https://openalex.org/keywords/parallel-processors","display_name":"parallel processors","score":0.593999981880188},{"id":"https://openalex.org/keywords/register-file","display_name":"register file","score":0.5410000085830688},{"id":"https://openalex.org/keywords/data-dependencies","display_name":"data dependencies","score":0.7549999952316284},{"id":"https://openalex.org/keywords/processor-architecture","display_name":"processor architecture","score":0.7879999876022339}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.859672486782074},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.770177960395813},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6148615479469299},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5906772613525391},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5535305142402649},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.502488374710083},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4924343526363373},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4814119338989258},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4786432981491089},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41473588347435},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2922592759132385},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.238092303276062},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2123832404613495},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.12290036678314209},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/223982.224451","doi":"https://doi.org/10.1145/223982.224451","is_oa":false,"landing_page_url":"https://doi.org/10.1145/223982.224451","pdf_url":null,"source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd annual international symposium on Computer architecture - ISCA '95","raw_type":"proceedings-article"},{"id":"doi:10.1109/isca.1995.524580","doi":"https://doi.org/10.1109/isca.1995.524580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.1995.524580","pdf_url":null,"source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 22nd Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971965803","https://openalex.org/W2014025946","https://openalex.org/W2031337049","https://openalex.org/W2063639637","https://openalex.org/W2111447644","https://openalex.org/W2116299797","https://openalex.org/W2120734674","https://openalex.org/W2123394501","https://openalex.org/W2128731376","https://openalex.org/W2131867938","https://openalex.org/W2148042043","https://openalex.org/W2148339733"],"related_works":["https://openalex.org/W2120734674","https://openalex.org/W2097230158","https://openalex.org/W7015065257","https://openalex.org/W1954998460","https://openalex.org/W2122545654","https://openalex.org/W1905079559","https://openalex.org/W7100852483","https://openalex.org/W2028763189","https://openalex.org/W2468024573","https://openalex.org/W1601376996"],"abstract_inverted_index":{"Multiscalar":[0],"processors":[1],"use":[2],"a":[3,28,33,44,53,72,80,149,176],"new,":[4],"aggressive":[5],"implementation":[6],"paradigm":[7,166],"for":[8,127],"extracting":[9],"large":[10],"quantities":[11],"of":[12,30,35,46,57,71,101,111,135,141,148,175,178],"instruction":[13],"level":[14,19],"parallelism":[15],"from":[16],"ordinary":[17],"high":[18],"language":[20],"programs.":[21],"A":[22],"single":[23,73],"program":[24],"is":[25,77],"divided":[26],"into":[27],"collection":[29],"tasks":[31,40],"by":[32],"combination":[34],"software":[36],"and":[37,61,123,144,162],"hardware.":[38],"The":[39,69,152],"are":[41,89,117,181],"distributed":[42],"to":[43,65],"number":[45],"parallel":[47,84,95],"processing":[48,85,96,124],"units":[49,59,97],"which":[50],"reside":[51],"within":[52],"processor":[54],"complex.":[55],"Each":[56],"these":[58],"fetches":[60],"executes":[62],"instructions":[63],"belonging":[64],"its":[66],"assigned":[67],"task.":[68],"appearance":[70],"logical":[74],"register":[75],"file":[76],"maintained":[78],"with":[79,98,167],"copy":[81],"in":[82,121,158],"each":[83],"unit.":[86],"Register":[87],"results":[88,171],"dynamically":[90],"routed":[91],"among":[92],"the":[93,99,133,136,139,145,159,164,173],"many":[94,120],"help":[100],"compiler-generated":[102],"masks.":[103],"Memory":[104],"accesses":[105],"may":[106],"occur":[107],"speculatively":[108],"without":[109],"knowledge":[110],"preceding":[112],"loads":[113],"or":[114],"stores.":[115],"Addresses":[116],"disambiguated":[118],"dynamically,":[119],"parallel,":[122],"waits":[125],"only":[126],"true":[128],"data":[129],"dependences.This":[130],"paper":[131,153],"presents":[132],"philosophy":[134],"multiscalar":[137,142,150,160,165,179],"paradigm,":[138],"structure":[140],"programs,":[143],"hardware":[146],"architecture":[147],"processor.":[151],"also":[154,182],"discusses":[155],"performance":[156,174],"issues":[157],"model,":[161],"compares":[163],"other":[168],"paradigms.":[169],"Experimental":[170],"evaluating":[172],"sample":[177],"organizations":[180],"presented.":[183]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":12},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":17},{"year":2015,"cited_by_count":21},{"year":2014,"cited_by_count":33},{"year":2013,"cited_by_count":20},{"year":2012,"cited_by_count":27}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}