{"id":"https://openalex.org/W2295599080","doi":"https://doi.org/10.1504/ijhpsa.2015.072852","title":"A small and power efficient checkpoint core architecture for manycore processors","display_name":"A small and power efficient checkpoint core architecture for manycore processors","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2295599080","doi":"https://doi.org/10.1504/ijhpsa.2015.072852","mag":"2295599080"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpsa.2015.072852","doi":"https://doi.org/10.1504/ijhpsa.2015.072852","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2015.072852","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076995335","display_name":"Mageda Sharafeddine","orcid":"https://orcid.org/0000-0001-7800-9441","observed_orcids":["https://orcid.org/0000-0001-7800-9441"]},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Mageda Sharafeddin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, P.O. Box 11-0236, Riad El-Solh, Beirut 1107 2020, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, P.O. Box 11-0236, Riad El-Solh, Beirut 1107 2020, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065922595","display_name":"Haitham H. Akkary","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Haitham Akkary","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, P.O. Box 11-0236, Riad El-Solh, Beirut 1107 2020, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, P.O. Box 11-0236, Riad El-Solh, Beirut 1107 2020, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98635879"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"5","issue":"4","first_page":"216","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"simultaneous multithreading","score":0.765999972820282},{"id":"https://openalex.org/keywords/many-core-processors","display_name":"many-core processors","score":0.824999988079071},{"id":"https://openalex.org/keywords/register-renaming","display_name":"register renaming","score":0.7239999771118164},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"instruction-level parallelism","score":0.8610000014305115},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"out-of-order execution","score":0.6809999942779541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8375135660171509},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.6177328824996948},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5977993607521057},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5617748498916626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5580814480781555},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5477015376091003},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4262591004371643},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.41974157094955444},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41671550273895264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33512428402900696},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07612696290016174},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpsa.2015.072852","doi":"https://doi.org/10.1504/ijhpsa.2015.072852","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2015.072852","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W37820266","https://openalex.org/W63944998","https://openalex.org/W152254645","https://openalex.org/W1868432933","https://openalex.org/W1980242590","https://openalex.org/W2011794733","https://openalex.org/W2026837239","https://openalex.org/W2034996068","https://openalex.org/W2071568619","https://openalex.org/W2076740275","https://openalex.org/W2077398506","https://openalex.org/W2103993233","https://openalex.org/W2107241550","https://openalex.org/W2112833506","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2120230074","https://openalex.org/W2141165425","https://openalex.org/W2147098645","https://openalex.org/W2148004594","https://openalex.org/W2148741484","https://openalex.org/W2151345470","https://openalex.org/W2167556016","https://openalex.org/W2173501262","https://openalex.org/W2475636809","https://openalex.org/W2542426564","https://openalex.org/W2544627682","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W37820266","https://openalex.org/W2542563153","https://openalex.org/W124327642","https://openalex.org/W1980242590","https://openalex.org/W2540525509","https://openalex.org/W2512662608","https://openalex.org/W2137953999","https://openalex.org/W2033785728","https://openalex.org/W2111825130","https://openalex.org/W2103246828"],"abstract_inverted_index":{"This":[0],"article":[1],"describes":[2],"and":[3,41,57,91,105,126,162],"evaluates":[4],"a":[5,31,47,58,147,169],"small,":[6],"out-of-order,":[7],"simultaneous":[8],"multithreaded":[9],"(SMT)":[10],"core":[11,172],"architecture":[12,27,66,85,112,173],"suitable":[13],"for":[14,22,38,54,133],"power":[15],"constrained":[16],"microprocessors,":[17],"such":[18],"as":[19],"manycore":[20],"microprocessors":[21],"high":[23],"performance":[24,93,149,160,166],"computing.":[25],"The":[26,65],"does":[28],"not":[29],"require":[30],"reorder":[32,103,175],"buffer":[33,104],"(ROB)":[34],"or":[35],"physical":[36,107],"registers":[37],"register":[39,52,55,60,74,109,116,124,128],"renaming":[40,108],"instruction":[42,87],"retirement.":[43],"Instead,":[44],"it":[45],"uses":[46],"large":[48],"number":[49],"of":[50,80,151],"virtual":[51],"IDs":[53],"renaming,":[56],"logical":[59,115],"file":[61,117,129],"with":[62,174],"multiple":[63],"contexts.":[64],"improves":[67,86],"total":[68],"thread":[69],"execution":[70,79,92],"throughput":[71],"using":[72,120],"two":[73,122],"contexts":[75,125],"to":[76,100],"support":[77],"SMT":[78,123,165,171],"parallel":[81],"workloads.":[82],"Moreover,":[83],"the":[84,102,106,111,114,121],"level":[88],"parallelism":[89],"(ILP)":[90],"when":[94],"running":[95,145],"single-thread":[96,159],"applications.":[97],"In":[98],"addition":[99],"eliminating":[101],"file,":[110],"minimises":[113],"hardware":[118],"by":[119],"in-cell":[127],"context":[130],"fusion":[131],"mechanism":[132],"recovering":[134],"from":[135,141],"branch":[136],"mispredictions.":[137],"We":[138],"present":[139],"results":[140],"Spec":[142],"2006":[143],"benchmarks":[144],"on":[146],"SimpleScalar":[148],"simulator":[150],"our":[152],"architecture.":[153],"Our":[154],"simulation":[155],"measurements":[156],"show":[157],"5%":[158],"improvement":[161,167],"9.6%":[163],"2-thread":[164],"over":[168],"conventional":[170],"buffer.":[176]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-09-26T08:19:03.415552","created_date":"2016-06-24T00:00:00"}