{"id":"https://openalex.org/W2294409432","doi":"https://doi.org/10.1145/2835512.2835520","title":"Rethinking Memory System Design (along with Interconnects)","display_name":"Rethinking Memory System Design (along with Interconnects)","publication_year":2015,"publication_date":"2015-12-05","ids":{"openalex":"https://openalex.org/W2294409432","doi":"https://doi.org/10.1145/2835512.2835520","mag":"2294409432"},"language":"en","primary_location":{"id":"doi:10.1145/2835512.2835520","doi":"https://doi.org/10.1145/2835512.2835520","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2835512.2835520","pdf_url":null,"source":{"id":"https://openalex.org/S7407086424","display_name":"International Workshop on Network on Chip Architectures (NoCArc)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312","observed_orcids":["https://orcid.org/0000-0002-0075-2312"]},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5050695684"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.1944,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.43104419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9731000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9731000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.006800000090152025,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.004699999932199717,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-system-design","display_name":"memory system design","score":0.9869999885559082},{"id":"https://openalex.org/keywords/dram","display_name":"DRAM","score":0.6060000061988831},{"id":"https://openalex.org/keywords/interconnects","display_name":"interconnects","score":0.8619999885559082},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.8220000267028809},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"memory bandwidth","score":0.5849999785423279},{"id":"https://openalex.org/keywords/memory-capacity","display_name":"memory capacity","score":0.4490000009536743},{"id":"https://openalex.org/keywords/dram-scaling","display_name":"DRAM scaling","score":0.6069999933242798},{"id":"https://openalex.org/keywords/reliability","display_name":"reliability","score":0.5509999990463257}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.8450342416763306},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8260126709938049},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6979827880859375},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5764563083648682},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.5665881633758545},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5099707841873169},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4892995059490204},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4739021360874176},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.43584924936294556},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4158395528793335},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38568711280822754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21791428327560425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20380237698554993},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18627870082855225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12915366888046265},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2835512.2835520","doi":"https://doi.org/10.1145/2835512.2835520","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2835512.2835520","pdf_url":null,"source":{"id":"https://openalex.org/S7407086424","display_name":"International Workshop on Network on Chip Architectures (NoCArc)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W755906292","https://openalex.org/W850361703","https://openalex.org/W1496414880","https://openalex.org/W1505269380","https://openalex.org/W1964858680","https://openalex.org/W1965912002","https://openalex.org/W1970426108","https://openalex.org/W1981588964","https://openalex.org/W1981943579","https://openalex.org/W1983178358","https://openalex.org/W1992487929","https://openalex.org/W1993488239","https://openalex.org/W2008251984","https://openalex.org/W2027435840","https://openalex.org/W2032512814","https://openalex.org/W2048588974","https://openalex.org/W2064039391","https://openalex.org/W2083544890","https://openalex.org/W2086112773","https://openalex.org/W2102449048","https://openalex.org/W2119092821","https://openalex.org/W2122510369","https://openalex.org/W2129573249","https://openalex.org/W2135675903","https://openalex.org/W2135965542","https://openalex.org/W2136684653","https://openalex.org/W2142875853","https://openalex.org/W2147926533","https://openalex.org/W2155694951","https://openalex.org/W2155702343","https://openalex.org/W2157116240","https://openalex.org/W2158620667","https://openalex.org/W2159908132","https://openalex.org/W2162293132","https://openalex.org/W2162838417","https://openalex.org/W2166263440","https://openalex.org/W2170257519","https://openalex.org/W2233523872","https://openalex.org/W2234128234","https://openalex.org/W2234174598","https://openalex.org/W2293640271","https://openalex.org/W4210790398","https://openalex.org/W4236382111","https://openalex.org/W6903507353"],"related_works":["https://openalex.org/W2600701173","https://openalex.org/W4241522309","https://openalex.org/W1498613961","https://openalex.org/W7095834903","https://openalex.org/W2135965542","https://openalex.org/W7097399029","https://openalex.org/W2197154570","https://openalex.org/W7098816251","https://openalex.org/W1496414880","https://openalex.org/W240706956"],"abstract_inverted_index":{"The":[0],"memory":[1,33],"system":[2,16,34,41],"is":[3,51],"a":[4],"fundamental":[5],"performance":[6],"and":[7,19,28,55,63,69],"energy":[8],"bottleneck":[9,42],"in":[10],"almost":[11],"all":[12],"computing":[13],"systems.":[14],"Recent":[15],"design,":[17],"application,":[18],"technology":[20,50],"trends":[21],"that":[22,59],"require":[23],"more":[24,39,72],"capacity,":[25,67],"bandwidth,":[26],"efficiency,":[27],"predictability":[29],"out":[30],"of":[31,65],"the":[32,46,61],"make":[35,60],"it":[36],"an":[37],"even":[38],"important":[40],"[27,":[43],"28].":[44],"At":[45],"same":[47],"time,":[48],"DRAM":[49],"experiencing":[52],"difficult":[53],"circuit":[54],"device":[56],"scaling":[57],"challenges":[58],"maintenance":[62],"enhancement":[64],"its":[66],"energy-efficiency,":[68],"reliability":[70],"significantly":[71],"costly":[73],"with":[74],"conventional":[75],"techniques":[76],"(see,":[77],"for":[78],"example":[79],"[7,":[80],"8,":[81],"11,":[82],"12,":[83],"15,":[84],"17,":[85],"18,":[86],"22,":[87],"23,":[88],"32]).":[89]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-10-08T09:06:37.294493","created_date":"2016-06-24T00:00:00"}