{"id":"https://openalex.org/W2247452545","doi":null,"title":"A 4PAM/2PAM Coaxial Cable Receiver Analog Front-end Targeting 40Gb/s in 90-nm CMOS","display_name":"A 4PAM/2PAM Coaxial Cable Receiver Analog Front-end Targeting 40Gb/s in 90-nm CMOS","publication_year":2008,"publication_date":"2008-07-30","ids":{"openalex":"https://openalex.org/W2247452545","mag":"2247452545"},"language":"en","primary_location":{"id":"pmh:oai:utoronto.scholaris.ca:1807/11160","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/1807/11160","pdf_url":"https://utoronto.scholaris.ca/bitstreams/ff8b4550-dc1a-4fc9-8a14-9b7d29e53e07/download","source":{"id":"https://openalex.org/S4306400261","display_name":"TSpace (University of Toronto)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I185261750","host_organization_name":"University of Toronto","host_organization_lineage":["https://openalex.org/I185261750"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"volume":null,"type":"dissertation","indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://utoronto.scholaris.ca/bitstreams/ff8b4550-dc1a-4fc9-8a14-9b7d29e53e07/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Peter J. Park","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Peter J. Park","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.6640999913215637,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.6640999913215637,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.16429999470710754,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.05649999901652336,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analog-front-end","display_name":"analog front-end","score":0.8130000233650208},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.9020000100135803},{"id":"https://openalex.org/keywords/variable-gain-amplifier","display_name":"variable gain amplifier","score":0.8399999737739563},{"id":"https://openalex.org/keywords/transimpedance-amplifier","display_name":"transimpedance amplifier","score":0.972000002861023},{"id":"https://openalex.org/keywords/dc-bias-current","display_name":"DC bias current","score":0.718999981880188},{"id":"https://openalex.org/keywords/level-shifting","display_name":"level shifting","score":0.6639999747276306},{"id":"https://openalex.org/keywords/cable-losses","display_name":"cable losses","score":0.4580000042915344},{"id":"https://openalex.org/keywords/input-sensitivity","display_name":"input sensitivity","score":0.5569999814033508},{"id":"https://openalex.org/keywords/eye-diagram","display_name":"eye diagram","score":0.4950000047683716}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.701759934425354},{"id":"https://openalex.org/C51221625","wikidata":"https://www.wikidata.org/wiki/Q1751466","display_name":"Coaxial","level":2,"score":0.6158773303031921},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6139239072799683},{"id":"https://openalex.org/C2777663116","wikidata":"https://www.wikidata.org/wiki/Q183389","display_name":"Coaxial cable","level":3,"score":0.5854728817939758},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.507881224155426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4085744619369507},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34697139263153076},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3465192914009094},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3416048288345337},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.07220959663391113},{"id":"https://openalex.org/C110925319","wikidata":"https://www.wikidata.org/wiki/Q12855","display_name":"Cable gland","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:utoronto.scholaris.ca:1807/11160","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/1807/11160","pdf_url":"https://utoronto.scholaris.ca/bitstreams/ff8b4550-dc1a-4fc9-8a14-9b7d29e53e07/download","source":{"id":"https://openalex.org/S4306400261","display_name":"TSpace (University of Toronto)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I185261750","host_organization_name":"University of Toronto","host_organization_lineage":["https://openalex.org/I185261750"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},{"id":"pmh:oai:collectionscanada.gc.ca:OTU.1807/11160","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/1807/11160","pdf_url":null,"source":{"id":"https://openalex.org/S4306402307","display_name":"Library and Archives Canada (Government of Canada)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I2802286613","host_organization_name":"Government of Canada","host_organization_lineage":["https://openalex.org/I2802286613"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"},{"id":"mag:2247452545","doi":null,"is_oa":false,"landing_page_url":"https://tspace.library.utoronto.ca/handle/1807/11160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:utoronto.scholaris.ca:1807/11160","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/1807/11160","pdf_url":"https://utoronto.scholaris.ca/bitstreams/ff8b4550-dc1a-4fc9-8a14-9b7d29e53e07/download","source":{"id":"https://openalex.org/S4306400261","display_name":"TSpace (University of Toronto)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I185261750","host_organization_name":"University of Toronto","host_organization_lineage":["https://openalex.org/I185261750"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2247452545.pdf","grobid_xml":"https://content.openalex.org/works/W2247452545.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W1981745977","https://openalex.org/W2104888661","https://openalex.org/W2108152823","https://openalex.org/W2151749367"],"related_works":["https://openalex.org/W2144788366","https://openalex.org/W7099626052","https://openalex.org/W7130364521","https://openalex.org/W3153587812","https://openalex.org/W4407214448","https://openalex.org/W4402352576","https://openalex.org/W3009230212","https://openalex.org/W4409672128","https://openalex.org/W3183379704","https://openalex.org/W4310520576"],"abstract_inverted_index":{"A":[0,65],"4-PAM/2-PAM":[1],"receiver":[2,28],"analog":[3,51],"front-end":[4],"(AFE)":[5],"targeting":[6,30],"20GSymbol/s":[7],"for":[8,59],"use":[9],"with":[10,128],"coaxial":[11,22,126],"cable":[12,23,31,127],"channels":[13],"is":[14,57,69],"presented.":[15],"Behavioral":[16],"simulations":[17],"incorporate":[18],"a":[19,46,76,89,99,107,119],"transmitter,":[20],"scalable":[21],"model,":[24],"and":[25,50,103,113],"the":[26,43,61,72,86,115],"proposed":[27],"architecture,":[29],"loss":[32,130],"of":[33,40,118],"32dB":[34],"at":[35,131],"10GHz.":[36,132],"To":[37],"accommodate":[38],"links":[39],"varying":[41],"lengths,":[42],"AFE":[44,95,111],"includes":[45],"variable-gain":[47],"amplifier":[48,82],"(VGA)":[49],"peaking":[52],"equalizer.":[53],"The":[54,93,110],"input":[55,63],"preamplifier":[56],"important":[58],"achieving":[60],"required":[62],"sensitivity.":[64],"DC":[66],"bias":[67],"current":[68],"introduced":[70],"through":[71],"feedback":[73,79],"resistor":[74],"in":[75,98],"conventional":[77],"shunt-shunt":[78],"nMOS":[80],"transimpedance":[81],"(TIA)":[83],"to":[84],"level-shift":[85],"output,":[87],"obviating":[88],"following":[90],"level-shifting":[91],"stage.":[92],"fabricated":[94],"occupies":[96],"0.89mm2":[97],"90-nm":[100],"CMOS":[101],"process":[102],"dissipates":[104],"138mW":[105],"from":[106],"1.3V":[108],"supply.":[109],"amplifies":[112],"opens":[114],"eye":[116],"pattern":[117],"20-Gb/s":[120],"2-PAM":[121],"data":[122],"stream":[123],"transmitted":[124],"over":[125],"7.5dB":[129]},"counts_by_year":[],"updated_date":"2026-09-27T08:07:27.782135","created_date":"2016-06-24T00:00:00"}