{"id":"https://openalex.org/W2209132829","doi":"https://doi.org/10.1016/j.procs.2015.04.203","title":"Hybrid Partitioning Algorithm for Area Minimization in Circuits","display_name":"Hybrid Partitioning Algorithm for Area Minimization in Circuits","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2209132829","doi":"https://doi.org/10.1016/j.procs.2015.04.203","mag":"2209132829"},"language":"en","primary_location":{"id":"doi:10.1016/j.procs.2015.04.203","doi":"https://doi.org/10.1016/j.procs.2015.04.203","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2015.04.203","pdf_url":"https://www.sciencedirect.com/science/article/pii/S1877050915007127/pdf","source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.sciencedirect.com/science/article/pii/S1877050915007127/pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054394591","display_name":"R. Rajine Swetha","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":"IN","type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Rajine Swetha","raw_affiliation_strings":["Assistant professor, RVCE Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Assistant professor, RVCE Bangalore","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109260999","display_name":"K. A. Sumithra Devi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":"IN","type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K.A. Sumithra Devi","raw_affiliation_strings":["Professor &Director,MCA Department, RVCE, Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Professor &Director,MCA Department, RVCE, Bangalore","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111524111","display_name":"Sufian Yousef","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sufian Yousef","raw_affiliation_strings":["Principal Lecturer and Director of Electronics and Telecommunication Engineering Research Group (ETERG), Angilia Ruskin University, Chelmsford, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Principal Lecturer and Director of Electronics and Telecommunication Engineering Research Group (ETERG), Angilia Ruskin University, Chelmsford, U.K","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111524111"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6632,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79558119,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"48","issue":null,"first_page":"692","last_page":"698"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/circuit-partitioning","display_name":"circuit partitioning","score":0.8029999732971191},{"id":"https://openalex.org/keywords/area-minimization","display_name":"area minimization","score":0.9660000205039978},{"id":"https://openalex.org/keywords/memetic-algorithm","display_name":"hybrid genetic algorithm","score":0.9129999876022339},{"id":"https://openalex.org/keywords/physical-design","display_name":"physical design","score":0.8740000128746033},{"id":"https://openalex.org/keywords/vlsi-placement","display_name":"VLSI placement","score":0.6060000061988831}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8630557060241699},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.7104705572128296},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6116316318511963},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.6016760468482971},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5419015288352966},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5402029156684875},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.485908180475235},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.48317208886146545},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.4209482669830322},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41245272755622864},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.4110347032546997},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39609166979789734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3793060779571533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19536250829696655},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.09864681959152222},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09127533435821533},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.procs.2015.04.203","doi":"https://doi.org/10.1016/j.procs.2015.04.203","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2015.04.203","pdf_url":"https://www.sciencedirect.com/science/article/pii/S1877050915007127/pdf","source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1016/j.procs.2015.04.203","doi":"https://doi.org/10.1016/j.procs.2015.04.203","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2015.04.203","pdf_url":"https://www.sciencedirect.com/science/article/pii/S1877050915007127/pdf","source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2209132829.pdf","grobid_xml":"https://content.openalex.org/works/W2209132829.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W566355769","https://openalex.org/W1483017465","https://openalex.org/W1605203071","https://openalex.org/W1639032689","https://openalex.org/W1982992099","https://openalex.org/W2038971818","https://openalex.org/W2115866417","https://openalex.org/W2123094965","https://openalex.org/W2161455936","https://openalex.org/W2239308717","https://openalex.org/W2319090325","https://openalex.org/W2505129054","https://openalex.org/W2535919346","https://openalex.org/W3023540311","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2329547175","https://openalex.org/W4247576913","https://openalex.org/W2379439191","https://openalex.org/W2148992607","https://openalex.org/W2047713619","https://openalex.org/W2037606148","https://openalex.org/W3184175608","https://openalex.org/W1506187629","https://openalex.org/W7095383848","https://openalex.org/W1597493010"],"abstract_inverted_index":{"Area":[0],"miniaturization":[1],"is":[2,114],"the":[3,29,39,44,55,61,65,68,73,78,81,85,91,95,104,107,128,141],"essence":[4],"of":[5,7,35,43,48,54,57,67,80,93,106,130,134,144],"compaction":[6],"any":[8],"application":[9],"circuit":[10,62,86,108],"in":[11,52],"chip":[12],"designing.":[13],"The":[14,46,116],"physical":[15,131,146],"design":[16,20,58,132,147],"stages":[17,129,133],"involve":[18],"virtual":[19],"realizations":[21],"iterated":[22],"for":[23],"their":[24],"efficiency.":[25],"For":[26],"this":[27,89,120],"purpose,":[28],"CAD":[30],"algorithms":[31,59,99],"offer":[32],"a":[33,145],"variety":[34],"solutions":[36],"depending":[37],"on":[38,60,84,122],"needs":[40],"and":[41,64,136,138],"specifications":[42],"designer.":[45],"use":[47],"EDA":[49],"tools":[50],"help":[51],"visualization":[53],"effects":[56],"performance":[63],"dimensions":[66],"floor":[69],"area":[70,142],"occupied":[71],"by":[72],"design.":[74,87],"This":[75],"paper":[76,90],"demonstrates":[77],"effect":[79,92],"hybrid":[82],"algorithm":[83],"In":[88],"applying":[94],"move":[96],"based":[97],"partitioning":[98,135],"KL,FM":[100],"to":[101,126],"circuitsand":[102],"optimizing":[103],"cells":[105],"using":[109],"Hybrid":[110],"Genetic":[111],"Algorithm":[112],"(HGA)":[113],"discussed.":[115],"results":[117],"suggest":[118],"that,":[119],"approach":[121],"circuits":[123],"provides":[124],"scope":[125],"unify":[127],"placement":[137],"also":[139],"optimize":[140],"parameter":[143],"process.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":4}],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2016-06-24T00:00:00"}