{"id":"https://openalex.org/W2201250958","doi":"https://doi.org/10.1109/prime.2011.5966256","title":"A delay model allowing nano-CMOS standard cells statistical simulation at the logic level","display_name":"A delay model allowing nano-CMOS standard cells statistical simulation at the logic level","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2201250958","doi":"https://doi.org/10.1109/prime.2011.5966256","mag":"2201250958"},"language":"en","primary_location":{"id":"doi:10.1109/prime.2011.5966256","doi":"https://doi.org/10.1109/prime.2011.5966256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2011.5966256","pdf_url":null,"source":{"id":"https://openalex.org/S4306418089","display_name":"Conference on Ph.D. Research in Microelectronics and Electronics","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 7th Conference on Ph.D. Research in Microelectronics and Electronics","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044942957","display_name":"Antonio Mastrandrea","orcid":"https://orcid.org/0000-0003-4243-1258","observed_orcids":["https://orcid.org/0000-0003-4243-1258"]},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Mastrandrea","raw_affiliation_strings":["DIET, University of Roma La Sapienza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIET, University of Roma La Sapienza, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045257843","display_name":"Francesco Menichelli","orcid":"https://orcid.org/0000-0002-8453-6536","observed_orcids":["https://orcid.org/0000-0002-8453-6536"]},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Menichelli","raw_affiliation_strings":["DIET, University of Roma La Sapienza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIET, University of Roma La Sapienza, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904","observed_orcids":["https://orcid.org/0000-0002-0214-9904"]},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Olivieri","raw_affiliation_strings":["DIET, University of Roma La Sapienza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIET, University of Roma La Sapienza, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":1.6947,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.804756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00430000014603138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-modeling","display_name":"delay modeling","score":0.8560000061988831},{"id":"https://openalex.org/keywords/nanoscale-cmos","display_name":"nanoscale CMOS","score":0.8159999847412109},{"id":"https://openalex.org/keywords/standard-cells","display_name":"standard cells","score":0.9570000171661377},{"id":"https://openalex.org/keywords/semi-empirical-model","display_name":"semi-empirical model","score":0.8050000071525574},{"id":"https://openalex.org/keywords/bsim4","display_name":"BSIM4","score":0.7960000038146973}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8256388902664185},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8075152039527893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6479148268699646},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5936002731323242},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5877041816711426},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5654028058052063},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5019638538360596},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4876896142959595},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.45818227529525757},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.41307687759399414},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3998256325721741},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3684019446372986},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3321187496185303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21878233551979065},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.20349493622779846},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19313323497772217},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15297344326972961}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime.2011.5966256","doi":"https://doi.org/10.1109/prime.2011.5966256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2011.5966256","pdf_url":null,"source":{"id":"https://openalex.org/S4306418089","display_name":"Conference on Ph.D. Research in Microelectronics and Electronics","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 7th Conference on Ph.D. Research in Microelectronics and Electronics","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/443918","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/443918","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2071693325","https://openalex.org/W2088115909","https://openalex.org/W2108923470","https://openalex.org/W2133268384","https://openalex.org/W2134067926","https://openalex.org/W2146794864","https://openalex.org/W2154680820","https://openalex.org/W2162524028"],"related_works":["https://openalex.org/W2080586212","https://openalex.org/W7021245624","https://openalex.org/W2032522597","https://openalex.org/W7099915716","https://openalex.org/W3083298215","https://openalex.org/W3150032013","https://openalex.org/W2116880695","https://openalex.org/W2062745117","https://openalex.org/W7096914538","https://openalex.org/W2544718775"],"abstract_inverted_index":{"In":[0],"nano-scale":[1],"digital":[2,43],"CMOS":[3,44],"ICs,":[4],"technology":[5,27,51],"parameter":[6],"variation":[7,28],"limits":[8],"the":[9],"usefulness":[10],"of":[11,18,42,82],"traditional":[12],"corner-based":[13],"timing":[14,30,65],"simulation":[15,66],"in":[16,67],"favor":[17],"statistical":[19,64],"simulation.":[20],"Yet,":[21],"logic":[22,60],"level":[23,61],"delay":[24,40],"modeling":[25],"featuring":[26,53],"aware":[29],"is":[31],"an":[32,68],"open":[33],"challenge.":[34],"We":[35],"present":[36],"a":[37,80],"new":[38],"semi-empirical":[39],"model":[41],"cells,":[45],"accounting":[46],"for":[47,59],"input":[48],"slope":[49],"and":[50,56],"parameters,":[52],"Spice-level":[54],"accuracy":[55],"full":[57],"suitability":[58],"(i.e.":[62],"fast)":[63],"HDL":[69],"environment.":[70],"The":[71],"approach":[72],"has":[73],"been":[74],"tested":[75],"against":[76],"Spice":[77],"BSIM4":[78],"targeting":[79],"library":[81],"272":[83],"standard":[84],"cells.":[85]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}