{"id":"https://openalex.org/W2187211468","doi":null,"title":"A NOVEL RECONFIGURABLEARCHITECTUREFOR TEMPORAL AND SPATIAL APPLICATIONMAPPING","display_name":"A NOVEL RECONFIGURABLEARCHITECTUREFOR TEMPORAL AND SPATIAL APPLICATIONMAPPING","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2187211468","mag":"2187211468"},"language":"en","primary_location":{"id":"mag:2187211468","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/iel5/4234305/4234306/04234323.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019555613","display_name":"Alexander Danilin","orcid":"https://orcid.org/0000-0002-4474-7179","observed_orcids":["https://orcid.org/0000-0002-4474-7179"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexander Danilin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5110272995","display_name":"Sergei Sawitzki","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sergei Sawitzki","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21053624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8154000043869019,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8154000043869019,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.15479999780654907,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.010700000450015068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-architecture","display_name":"reconfigurable architecture","score":0.8799999952316284},{"id":"https://openalex.org/keywords/dsp-applications","display_name":"DSP applications","score":0.621999979019165},{"id":"https://openalex.org/keywords/application-mapping","display_name":"application mapping","score":0.7749999761581421},{"id":"https://openalex.org/keywords/hardware-area-reduction","display_name":"hardware area reduction","score":0.6700000166893005},{"id":"https://openalex.org/keywords/power-consumption","display_name":"power consumption","score":0.5730000138282776},{"id":"https://openalex.org/keywords/cmos-implementation","display_name":"CMOS implementation","score":0.5400000214576721},{"id":"https://openalex.org/keywords/benchmark-results","display_name":"benchmark results","score":0.335999995470047}],"concepts":[{"id":"https://openalex.org/C2776902872","wikidata":"https://www.wikidata.org/wiki/Q352410","display_name":"ASTRA","level":2,"score":0.8461354970932007},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6421822309494019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46853676438331604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40546920895576477},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.22658339142799377},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08502119779586792},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2187211468","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/iel5/4234305/4234306/04234323.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2171888710","https://openalex.org/W2001158933","https://openalex.org/W7095630941","https://openalex.org/W2188135319","https://openalex.org/W2773184668","https://openalex.org/W2015854972","https://openalex.org/W184887541","https://openalex.org/W1811543461","https://openalex.org/W3082840770","https://openalex.org/W2141823036"],"abstract_inverted_index":{"andperformance":[0],"oftheASTRA":[1],"architecture":[2,11],"andpresents":[3],"somebenchmarks":[4],"forthemostrecent":[5],"CMOS090":[6],"silicon":[7],"imThispaperintroduces":[8],"anovel":[9],"FPGA-like":[10],"that":[12],"plmentation.":[13],"The":[14],"moveveno":[15],"ASTRA":[16],"architu":[17],"canperform":[18],"operations":[19],"inspace":[20],"(for":[21],"maximumperformance)iscalled":[22],"ASTRA-2.":[23],"orintime(for":[24],"minimumhardware":[25],"area)":[26],"atlogic-cell":[27],"level.":[28],"Ts":[29],"paper":[30],"iSoRAnln":[31],"Basedonourprevious":[32],"workconcerning":[33],"DSPapplicationsThis":[34],"paperiSorganized":[35],"asfollows.":[36],"Section":[37],"2describes":[38],"Baseonur":[39],"reviusorkonceninDSPappicatons":[40],"thedetails":[41],"ofthemicroarchitecture":[42],"andthecorresponding":[43],"mapping":[44],"ontoASTRAreconfigurable":[45],"architecture,":[46],"this":[47],"pa.,..":[48],"desinflow.":[49],"Theareaandpower":[50],"numbers":[51],"aswellassome":[52],"perdescribes":[53],"themicroarchitecture":[54],"inmoredetail":[55],"andintro-":[56],"g":[57],"duces":[58],"some":[59],"sgicnipobenchmark":[60],"results":[61],"aredescribed":[62],"insection":[63],"3.Section":[64],"4sumthelogic":[65],"tile":[66],"isreduced":[67],"by40%.Theareafigures":[68],"ofthe":[69],"marizes":[70],"theworkdescribed":[71],"herein":[72],"anddrawssomeconclutheogictileis":[73],"rduceby40%.The":[74],"reaigursofthe":[75],"sions":[76],"anddirections":[77],"forfuture":[78],"research.":[79],"benchmarks":[80],"areonlyfactor":[81],"10-25":[82],"worsethantheASICimplementation":[83],"averycompetitive":[84],"ratio":[85],"forareconfigurable":[86],"architecture.":[87],"2.ASTRA-2ARCHITECTURE":[88]},"counts_by_year":[],"updated_date":"2026-09-21T07:43:02.447757","created_date":"2016-06-24T00:00:00"}