{"id":"https://openalex.org/W2185129388","doi":null,"title":"NOCS 2007 Keynote 1 Enabling Technology for On-Chip Interconnection Networks","display_name":"NOCS 2007 Keynote 1 Enabling Technology for On-Chip Interconnection Networks","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2185129388","mag":"2185129388"},"language":"en","primary_location":{"id":"mag:2185129388","doi":null,"is_oa":false,"landing_page_url":"https://www.computer.org/csdl/proceedings/nocs/2007/2773/00/27730003.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028211998","display_name":"Bill Dally","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Bill Dally","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5028211998"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9222,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.82772623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-chip","display_name":"network-on-chip","score":0.9950000047683716},{"id":"https://openalex.org/keywords/many-core-processors","display_name":"many-core processors","score":0.8999999761581421},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.8989999890327454},{"id":"https://openalex.org/keywords/buffer-circuit","display_name":"buffer circuit","score":0.9629999995231628},{"id":"https://openalex.org/keywords/switching-circuits","display_name":"switching circuits","score":0.8309999704360962},{"id":"https://openalex.org/keywords/router-microarchitecture","display_name":"router microarchitecture","score":0.9879999756813049},{"id":"https://openalex.org/keywords/flow-control","display_name":"flow control","score":0.9399999976158142},{"id":"https://openalex.org/keywords/routing","display_name":"routing","score":0.41999998688697815},{"id":"https://openalex.org/keywords/network-topology","display_name":"network topology","score":0.9129999876022339},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.6990000009536743},{"id":"https://openalex.org/keywords/area-efficiency","display_name":"area efficiency","score":0.6740000247955322},{"id":"https://openalex.org/keywords/wormhole-routing","display_name":"wormhole routing","score":0.8429999947547913},{"id":"https://openalex.org/keywords/high-speed-signaling","display_name":"high-speed signaling","score":0.6880000233650208},{"id":"https://openalex.org/keywords/stream-processing","display_name":"stream processing","score":0.47699999809265137}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6283782124519348},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5895615220069885},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5508763790130615},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5506361722946167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.544546902179718},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4889031946659088},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.44584453105926514},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4234210252761841},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41605454683303833},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.379713237285614},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3511522114276886},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3283548355102539},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25081637501716614}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2185129388","doi":null,"is_oa":false,"landing_page_url":"https://www.computer.org/csdl/proceedings/nocs/2007/2773/00/27730003.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2102746477","https://openalex.org/W7018606695","https://openalex.org/W4234308027","https://openalex.org/W2326438923","https://openalex.org/W157923065","https://openalex.org/W7097970206","https://openalex.org/W2913165214","https://openalex.org/W2361331504","https://openalex.org/W181831970","https://openalex.org/W1585063882"],"abstract_inverted_index":{"As":[0],"we":[1],"enter":[2],"the":[3,20,130,141,144,185,188,193,201,206,228,236,239,247,270,275,335,340,348,354,367,402],"era":[4],"of":[5,25,36,85,96,118,138,143,146,187,221,231,249,277,295,334,339,362,369,371,401,411],"many-core":[6],"processors":[7],"and":[8,23,41,47,50,69,87,102,120,133,140,153,164,191,205,214,224,238,254,260,280,290,320,342,353,365,385,397,407,409],"complex":[9],"SoCs,":[10],"on-chip":[11,55,113],"interconnection":[12],"networks":[13,29,56,114],"play":[14],"a":[15,26,34,60,64,116,219,332,337],"dominant":[16],"role":[17],"in":[18,59,100,171,298,394],"determining":[19],"performance,":[21],"power,":[22],"cost":[24],"system.":[27],"These":[28],"are":[30,57],"critically":[31],"dependent":[32],"on":[33,366,378],"number":[35,117],"underlying":[37],"technologies:":[38],"channel,":[39],"buffer,":[40],"switch":[42],"circuits,":[43],"router":[44],"microarchitecture,":[45],"flow-control":[46],"routing":[48,213],"methods,":[49],"network":[51,160,383],"topology.":[52],"Too":[53],"often":[54],"built":[58,235],"naive":[61],"manner":[62],"using":[63],"ring":[65],"or":[66],"mesh":[67],"topology":[68,90],"standard":[70],"cell":[71],"methodology.":[72],"Compared":[73],"to":[74,98,184,292,305,315,325],"this":[75,307],"approach,":[76],"optimized":[77,89],"circuits":[78],"can":[79,91,168],"reduce":[80],"power":[81,103],"by":[82],"an":[83,88,93,399],"order":[84],"magnitude":[86],"give":[92],"additional":[94],"factor":[95],"two":[97],"three":[99],"area":[101],"efficiency.":[104],"This":[105],"talk":[106],"will":[107],"explore":[108],"key":[109],"enabling":[110],"technologies":[111],"for":[112,123],"giving":[115],"examples":[119],"identifying":[121],"opportunities":[122],"future":[124],"research.":[125],"Bio:":[126],"Bill":[127,152,182,284],"Dally":[128],"is":[129,331,360,398],"Willard":[131],"R.":[132],"Inez":[134],"Kerr":[135],"Bell":[136,179],"Professor":[137,220],"Engineering":[139,223,406],"Chairman":[142],"Department":[145],"Computer":[147,225],"Science":[148,226],"at":[149,178,227],"Stanford":[150,264],"University.":[151],"his":[154,233,266],"group":[155,234,267],"have":[156],"developed":[157,269],"system":[158],"architecture,":[159,161,382,384],"signaling,":[162,380],"routing,":[163],"synchronization":[165,259],"technology":[166,308],"that":[167,245],"be":[169],"found":[170],"most":[172],"large":[173],"parallel":[174,242,300],"computers":[175],"today.":[176],"While":[177,218],"Telephone":[180],"Laboratories":[181],"contributed":[183],"design":[186],"BELLMAC32":[189],"microprocessor":[190],"designed":[192,200],"MARS":[194],"hardware":[195],"accelerator.":[196],"At":[197,263],"Caltech":[198],"he":[199],"MOSSIM":[202],"Simulation":[203],"Engine":[204],"Torus":[207],"Routing":[208],"Chip":[209],"which":[210,273],"pioneered":[211,246],"wormhole":[212],"virtual-channel":[215],"flow":[216],"control.":[217],"Electrical":[222],"Massachusetts":[229],"Institute":[230],"Technology":[232],"J-Machine":[237],"M-Machine,":[240],"experimental":[241],"computer":[243,381],"systems":[244],"separation":[248],"mechanisms":[250],"from":[251],"programming":[252,386],"models":[253],"demonstrated":[255],"very":[256],"low":[257],"overhead":[258],"communication":[261],"mechanisms.":[262],"University":[265],"has":[268,285,343,389],"Imagine":[271],"processor,":[272],"introduced":[274],"concepts":[276],"stream":[278,327],"processing":[279],"partitioned":[281],"register":[282],"organizations.":[283],"worked":[286],"with":[287,302],"Cray":[288,351],"Research":[289],"Intel":[291],"incorporate":[293,306],"many":[294],"these":[296,395],"innovations":[297],"commercial":[299],"computers,":[301],"Avici":[303],"Systems":[304,405],"into":[309],"Internet":[310],"routers,":[311],"co-founded":[312,321],"Velio":[313],"Communications":[314],"commercialize":[316,326],"high-speed":[317,379],"signaling":[318],"technology,":[319],"Stream":[322,363],"Processors,":[323],"Inc.":[324],"processor":[328],"technology.":[329],"He":[330,359,374,388],"Fellow":[333,338],"IEEE,":[336],"ACM":[341,355],"received":[344],"numerous":[345],"honors":[346],"including":[347],"IEEE":[349],"Seymour":[350],"Award":[352],"Maurice":[356],"Wilkes":[357],"award.":[358],"chairman":[361],"Processors":[364],"board":[368],"directors":[370],"Portal":[372],"Player.":[373],"currently":[375],"leads":[376],"projects":[377],"systems.":[387],"published":[390],"over":[391],"170":[392],"papers":[393],"areas":[396],"author":[400],"textbooks,":[403],"Digital":[404],"Principles":[408],"Practices":[410],"Interconnection":[412],"Networks.":[413]},"counts_by_year":[],"updated_date":"2025-11-06T04:12:42.849631","created_date":"2016-06-24T00:00:00"}