{"id":"https://openalex.org/W2184352159","doi":null,"title":"A New Class of Adder for RNS","display_name":"A New Class of Adder for RNS","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2184352159","mag":"2184352159"},"language":"en","primary_location":{"id":"mag:2184352159","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/iel5/12/4118665/04118680.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011855950","display_name":"Rachit Patel","orcid":"https://orcid.org/0000-0002-0606-7375","observed_orcids":["https://orcid.org/0000-0002-0606-7375"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rachit Patel","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-0606-7375","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101527667","display_name":"Mohammed Benaissa","orcid":"https://orcid.org/0000-0001-7524-9116","observed_orcids":["https://orcid.org/0000-0001-7524-9116"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohammed Benaissa","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-7524-9116","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5025064240","display_name":"Said Boussakta","orcid":"https://orcid.org/0000-0001-8591-9005","observed_orcids":["https://orcid.org/0000-0001-8591-9005"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Boussakta","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-8591-9005","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.001500000013038516,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/residue-number-system","display_name":"residue number system","score":0.9559999704360962},{"id":"https://openalex.org/keywords/modular-adders","display_name":"modular adders","score":0.9639999866485596},{"id":"https://openalex.org/keywords/parallel-prefix-adder","display_name":"parallel prefix adder","score":0.902999997138977},{"id":"https://openalex.org/keywords/adder-architecture","display_name":"adder architecture","score":0.6430000066757202},{"id":"https://openalex.org/keywords/vlsi-implementation","display_name":"VLSI implementation","score":0.6859999895095825},{"id":"https://openalex.org/keywords/130-nm-cmos","display_name":"130 nm CMOS","score":0.9409999847412109},{"id":"https://openalex.org/keywords/computer-arithmetic","display_name":"computer arithmetic","score":0.6840000152587891}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9633737206459045},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.7073042392730713},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6941046714782715},{"id":"https://openalex.org/C71480937","wikidata":"https://www.wikidata.org/wiki/Q3086516","display_name":"Residue number system","level":2,"score":0.6759175062179565},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6379956603050232},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5758328437805176},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5262635946273804},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5028645396232605},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4408058822154999},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.41284382343292236},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38276514410972595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3573068678379059},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19852903485298157},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11229363083839417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07880368828773499},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2184352159","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/iel5/12/4118665/04118680.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1489433220","https://openalex.org/W1512375387","https://openalex.org/W1584008964","https://openalex.org/W1597721379","https://openalex.org/W2097237318","https://openalex.org/W2097414281","https://openalex.org/W2104837192","https://openalex.org/W2107618453","https://openalex.org/W2126360616","https://openalex.org/W2128438297","https://openalex.org/W2140867083","https://openalex.org/W2143462372","https://openalex.org/W2143826576","https://openalex.org/W2145254267","https://openalex.org/W2149043711","https://openalex.org/W2159101378","https://openalex.org/W2164674636","https://openalex.org/W2168543008"],"related_works":["https://openalex.org/W1979528933","https://openalex.org/W2038927445","https://openalex.org/W2039293328","https://openalex.org/W2140867083","https://openalex.org/W2129841790","https://openalex.org/W2067143766","https://openalex.org/W2379219231","https://openalex.org/W4200221271","https://openalex.org/W4406728908","https://openalex.org/W2188707853"],"abstract_inverted_index":{"\u00fe":[0],"1\u00de":[1],"addition.":[2],"The":[3],"algebraic":[4],"properties":[5],"of":[6,14,43],"such":[7],"moduli":[8],"are":[9],"exploited":[10],"in":[11],"the":[12,15,33,41,44],"derivation":[13],"proposed":[16],"fast":[17],"adder":[18,30,38],"architecture.":[19],"Actual":[20],"VLSI":[21],"implementations":[22],"using":[23],"130nm":[24],"CMOS":[25],"technology":[26],"show":[27],"that":[28],"our":[29],"significantly":[31],"outperforms":[32],"most":[34],"competitive":[35],"generic":[36],"modular":[37,50],"design":[39],"over":[40],"entirety":[42],"power-delay-area":[45],"space.":[46],"Index":[47],"Terms\u2014Computer":[48],"arithmetic,":[49],"adder,":[51,53],"parallel-prefix":[52],"residue":[54],"number":[55],"system,":[56],"VLSI.":[57]},"counts_by_year":[],"updated_date":"2025-11-06T04:12:42.849631","created_date":"2016-06-24T00:00:00"}