{"id":"https://openalex.org/W2183643229","doi":null,"title":"Comparison Between FPGA Logic Resources And Embedded Resources Used By Discrete Arithmetic (DA) Architecture To Design FIR Filter","display_name":"Comparison Between FPGA Logic Resources And Embedded Resources Used By Discrete Arithmetic (DA) Architecture To Design FIR Filter","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2183643229","mag":"2183643229"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.677.3401","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.677.3401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ijset.com/ijset/publication/v3s4/IJSET_2014_431.pdf","raw_type":"text"},"parent_works":[],"lineage":["https://openalex.org/W2183643229"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074623859","display_name":"Irfan Ahmed Usmani","orcid":"https://orcid.org/0000-0002-8518-2899","observed_orcids":["https://orcid.org/0000-0002-8518-2899"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Irfan Ahmed Usmani","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-8518-2899","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101613855","display_name":"Arshad Aziz","orcid":"https://orcid.org/0000-0002-5085-7382","observed_orcids":["https://orcid.org/0000-0002-5085-7382"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arshad Aziz","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-5085-7382","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083277375","display_name":"Muzaffar Rao","orcid":"https://orcid.org/0000-0003-3271-043X","observed_orcids":["https://orcid.org/0000-0003-3271-043X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Muzaffar Rao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5052171902","display_name":"Razia Zia","orcid":"https://orcid.org/0000-0002-1654-5334","observed_orcids":["https://orcid.org/0000-0002-1654-5334"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Razia Zia","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-1654-5334","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"4","first_page":"440","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.01080000028014183,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.008500000461935997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fir-filters","display_name":"FIR filters","score":0.9570000171661377},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7129999995231628},{"id":"https://openalex.org/keywords/resource-utilization","display_name":"resource utilization","score":0.7860000133514404},{"id":"https://openalex.org/keywords/hardware-resource-efficiency","display_name":"hardware resource efficiency","score":0.5529999732971191},{"id":"https://openalex.org/keywords/computational-complexity","display_name":"computational complexity","score":0.5770000219345093},{"id":"https://openalex.org/keywords/digital-signal-processing-hardware","display_name":"digital signal processing hardware","score":0.7570000290870667},{"id":"https://openalex.org/keywords/xilinx-ise","display_name":"Xilinx ISE","score":0.675000011920929}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8022204637527466},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7807285785675049},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6952083110809326},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6457937955856323},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5608728528022766},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5052102208137512},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5021407604217529},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4972133934497833},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.48720139265060425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4750426113605499},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.4664425551891327},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32071536779403687},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17286521196365356},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.677.3401","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.677.3401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ijset.com/ijset/publication/v3s4/IJSET_2014_431.pdf","raw_type":"text"},{"id":"mag:2183643229","doi":null,"is_oa":false,"landing_page_url":"https://www.indianjournals.com/ijor.aspx?target=ijor:ijset1&volume=3&issue=4&article=031","pdf_url":null,"source":{"id":"https://openalex.org/S2764784499","display_name":"International Journal of Scientific Engineering and Technology","issn_l":"2277-1581","issn":["2277-1581","2356-5608"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Scientific Engineering and Technology","raw_type":null},{"id":"mag:2289872443","doi":null,"is_oa":false,"landing_page_url":"https://works.bepress.com/irpindia/172/","pdf_url":null,"source":{"id":"https://openalex.org/S2764784499","display_name":"International Journal of Scientific Engineering and Technology","issn_l":"2277-1581","issn":["2277-1581","2356-5608"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Scientific Engineering and Technology","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1971655433","https://openalex.org/W1973007576","https://openalex.org/W2052613600","https://openalex.org/W2115769820","https://openalex.org/W2123008137","https://openalex.org/W2541283684"],"related_works":["https://openalex.org/W2187533330","https://openalex.org/W2048864333","https://openalex.org/W2787816752","https://openalex.org/W3082539091","https://openalex.org/W1526289540","https://openalex.org/W2023636301","https://openalex.org/W2360414138","https://openalex.org/W2350958899","https://openalex.org/W7171471744"],"abstract_inverted_index":{"Abstract":[0],"\u2014":[1],"FIR":[2,67,104,148],"Filter":[3,105],"is":[4,26,121],"a":[5,33,41,100],"fundamental":[6],"function":[7,25],"in":[8,12,164],"many":[9],"applications,":[10],"mainly":[11],"the":[13,93,126,167],"field":[14],"of":[15,23,43,49,66,99,103,113,128],"Digital":[16],"Signal":[17],"Processing":[18],"(DSP).":[19],"The":[20,63,119],"main":[21],"problem":[22],"this":[24,89],"its":[27],"computational":[28],"complexity,":[29],"needed":[30],"to":[31],"process":[32],"signal.":[34],"Currently,":[35],"FPGAs":[36,50],"are":[37],"widely":[38],"used":[39],"for":[40],"variety":[42],"computationally":[44],"complex":[45,60],"applications.":[46],"New":[47],"generation":[48],"contain":[51],"not":[52,81],"only":[53],"basic":[54,153],"configurable":[55],"logic":[56,154],"resources":[57,155],"but":[58],"also":[59],"embedded":[61,114],"resources.":[62],"FPGA":[64],"implementation":[65,102],"filters":[68],"based":[69,147],"on":[70],"customary":[71],"design":[72,130,150,168],"&":[73],"techniques":[74],"utilizes":[75,152],"extensive":[76],"hardware":[77],"resources,":[78],"which":[79],"does":[80],"comply":[82],"circuit":[83],"scale":[84],"and":[85,96,110,123,134,159],"system":[86,97],"speed.":[87],"In":[88],"paper":[90],"we":[91],"investigated":[92],"resource":[94,161],"utilization":[95],"speed":[98],"new":[101],"using":[106,137],"DA":[107,146],"architecture":[108],"with":[109,125,166],"without":[111],"use":[112],"component":[115],"like":[116],"DSP":[117,170],"units.":[118],"filter":[120,149],"designed":[122],"Co-simulated":[124],"help":[127],"\u2018filter":[129],"HDL":[131],"Coder":[132],"\u2019":[133],"then":[135],"synthesized":[136],"Xilinx":[138],"ISE":[139],"13.3":[140],"Design":[141],"suit.":[142],"Result":[143],"shows":[144],"that":[145,151],"gives":[156],"better":[157],"performance":[158],"efficient":[160],"utilizat":[162],"ion":[163],"comparison":[165],"utilizing":[169],"components.":[171]},"counts_by_year":[],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}