{"id":"https://openalex.org/W2174636005","doi":null,"title":"ACSU Architecture with High Clock Speed for Viterbi Decoder Using T-Algorithm","display_name":"ACSU Architecture with High Clock Speed for Viterbi Decoder Using T-Algorithm","publication_year":2014,"publication_date":"2014-09-06","ids":{"openalex":"https://openalex.org/W2174636005","mag":"2174636005"},"language":"en","primary_location":{"id":"mag:2174636005","doi":null,"is_oa":false,"landing_page_url":"http://www.tsest.org/index.php/TEECS/article/view/270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020026331","display_name":"Atish A. Peshattiwar","orcid":"https://orcid.org/0000-0002-3139-9929","observed_orcids":["https://orcid.org/0000-0002-3139-9929"]},"institutions":[{"id":"https://openalex.org/I133978751","display_name":"Rashtrasant Tukadoji Maharaj Nagpur University","ror":"https://ror.org/04esgv207","country_code":"IN","type":"education","lineage":["https://openalex.org/I133978751"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Atish A. Peshattiwar","raw_affiliation_strings":["Dept. of Electron. Eng., Yeshwantrao Chavan Coll. of Eng., Nagpur, India"],"raw_orcid":"https://orcid.org/0000-0002-3139-9929","affiliations":[{"raw_affiliation_string":"Dept. of Electron. Eng., Yeshwantrao Chavan Coll. of Eng., Nagpur, India","institution_ids":["https://openalex.org/I133978751"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063550763","display_name":"Shashant Jaykar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I133978751","display_name":"Rashtrasant Tukadoji Maharaj Nagpur University","ror":"https://ror.org/04esgv207","country_code":"IN","type":"education","lineage":["https://openalex.org/I133978751"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shashant Jaykar","raw_affiliation_strings":["Dept. of Electron. Eng., Yeshwantrao Chavan Coll. of Eng., Nagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electron. Eng., Yeshwantrao Chavan Coll. of Eng., Nagpur, India","institution_ids":["https://openalex.org/I133978751"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028136061","display_name":"Tejaswini G. Panse","orcid":"https://orcid.org/0000-0001-6088-8062","observed_orcids":["https://orcid.org/0000-0001-6088-8062"]},"institutions":[{"id":"https://openalex.org/I133978751","display_name":"Rashtrasant Tukadoji Maharaj Nagpur University","ror":"https://ror.org/04esgv207","country_code":"IN","type":"education","lineage":["https://openalex.org/I133978751"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tejaswini Panse","raw_affiliation_strings":["Dept. of Electron. Eng., Yeshwantrao Chavan Coll. of Eng., Nagpur, India"],"raw_orcid":"https://orcid.org/0000-0001-6088-8062","affiliations":[{"raw_affiliation_string":"Dept. of Electron. Eng., Yeshwantrao Chavan Coll. of Eng., Nagpur, India","institution_ids":["https://openalex.org/I133978751"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I133978751"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"3","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.0017000000225380063,"subfield":{"id":"https://openalex.org/subfields/2607","display_name":"Discrete Mathematics and Combinatorics"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.9729999899864197},{"id":"https://openalex.org/keywords/t-algorithm","display_name":"T-algorithm","score":0.972000002861023},{"id":"https://openalex.org/keywords/precomputation","display_name":"precomputation","score":0.6990000009536743},{"id":"https://openalex.org/keywords/critical-path-reduction","display_name":"critical path reduction","score":0.7379999756813049},{"id":"https://openalex.org/keywords/decoder-architecture","display_name":"decoder architecture","score":0.6269999742507935},{"id":"https://openalex.org/keywords/convolutional-codes","display_name":"convolutional codes","score":0.6359999775886536},{"id":"https://openalex.org/keywords/hardware-optimization","display_name":"hardware optimization","score":0.43700000643730164}],"concepts":[{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.8179064989089966},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.774730920791626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7607707381248474},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.7373061180114746},{"id":"https://openalex.org/C113638808","wikidata":"https://www.wikidata.org/wiki/Q6094410","display_name":"Iterative Viterbi decoding","level":5,"score":0.6301490068435669},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5823783278465271},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5608032941818237},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.5586472749710083},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.533452033996582},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5295042991638184},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5182409286499023},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5009434223175049},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.49843692779541016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11149278283119202},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2174636005","doi":null,"is_oa":false,"landing_page_url":"http://www.tsest.org/index.php/TEECS/article/view/270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2551510809","https://openalex.org/W2151670013","https://openalex.org/W2018437850","https://openalex.org/W1568219873","https://openalex.org/W2587810015","https://openalex.org/W2534145072","https://openalex.org/W2922390867","https://openalex.org/W2713270062","https://openalex.org/W2290398523","https://openalex.org/W2170479682"],"abstract_inverted_index":{"In":[0],"this":[1,48],"paper,":[2],"we":[3],"propose":[4],"an":[5],"efficient":[6],"architecture":[7,27,31],"based":[12],"on":[13],"pre-computation":[14],"for":[15],"Viterbi":[16],"decoders":[17],"incorporating":[18],"T-algorithm.":[19,42],"Through":[20],"optimization":[21],"at":[22],"both":[23],"algorithm":[24],"level":[25],"and":[26],"level,":[28],"the":[29,34,40],"new":[30],"greatly":[32],"shortens":[33],"long":[35],"critical":[36],"path":[37],"introduced":[38],"by":[39],"conventional":[41],"The":[43],"design":[44],"example":[45],"provided":[46],"in":[47,55],"work":[49],"demonstrates":[50],"more":[51],"than":[52],"twice":[53],"improvement":[54],"clock":[56],"speed":[57],"with":[58],"negligible":[59],"computation":[60],"overhead":[61],"while":[62],"maintaining":[63],"decoding":[64],"performance.":[65]},"counts_by_year":[],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2016-06-24T00:00:00"}