{"id":"https://openalex.org/W2170097409","doi":"https://doi.org/10.1109/tcad.1984.1270077","title":"Hardware Compilation from an RTL to a Storage Logic Array Target","display_name":"Hardware Compilation from an RTL to a Storage Logic Array Target","publication_year":1984,"publication_date":"1984-07-01","ids":{"openalex":"https://openalex.org/W2170097409","doi":"https://doi.org/10.1109/tcad.1984.1270077","mag":"2170097409"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1984.1270077","doi":"https://doi.org/10.1109/tcad.1984.1270077","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1984.1270077","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111867540","display_name":"F.J. Hill","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.J. Hill","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":"https://orcid.org/0000-0003-2544-5797","observed_orcids":["https://orcid.org/0000-0003-2544-5797"]},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Z. Navabi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113461995","display_name":"C.H. Chiang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405256118","display_name":"Rockwell International (United States)","ror":"https://ror.org/03sh0x419","country_code":"US","type":"company","lineage":["https://openalex.org/I4405256118"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.H. Chiang","raw_affiliation_strings":["Rockwell International Corporation, Newport Beach, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rockwell International Corporation, Newport Beach, CA, USA","institution_ids":["https://openalex.org/I4405256118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079789307","display_name":"Duan-Ping Chen","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Duan-Ping Chen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5110192977","display_name":"Md. Raihan Masud","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I134085113","display_name":"King Fahd University of Petroleum and Minerals","ror":"https://ror.org/03yez3163","country_code":"SA","type":"education","lineage":["https://openalex.org/I134085113"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"M. Masud","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Petroleum and Minerals, Dhahran, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Petroleum and Minerals, Dhahran, Saudi Arabia","institution_ids":["https://openalex.org/I134085113"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.7261,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.85488776,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"3","first_page":"208","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9653000235557556,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9653000235557556,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.03310000151395798,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"register transfer level","score":0.5889999866485596},{"id":"https://openalex.org/keywords/hardware-compilation","display_name":"hardware compilation","score":0.7409999966621399},{"id":"https://openalex.org/keywords/machine-translation","display_name":"machine translation","score":0.4449999928474426},{"id":"https://openalex.org/keywords/hardware-mapping","display_name":"hardware mapping","score":0.5090000033378601},{"id":"https://openalex.org/keywords/digital-system-design","display_name":"digital system design","score":0.6589999794960022}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8021805286407471},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6153467893600464},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6102563738822937},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5887334942817688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4926462769508362},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4753926992416382},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.47369953989982605},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43887513875961304},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.4278346300125122},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42218703031539917},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3902277946472168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3816835582256317},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32276856899261475},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31592804193496704},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2930900454521179},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14820408821105957},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13957297801971436},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1984.1270077","doi":"https://doi.org/10.1109/tcad.1984.1270077","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1984.1270077","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1990163166","https://openalex.org/W2002259267","https://openalex.org/W2021126082","https://openalex.org/W2087443123","https://openalex.org/W2135461915","https://openalex.org/W2153686961","https://openalex.org/W2293132806","https://openalex.org/W2611728861","https://openalex.org/W4230379945","https://openalex.org/W4233498404","https://openalex.org/W4237707612","https://openalex.org/W4239882210","https://openalex.org/W4249925044","https://openalex.org/W4256543554","https://openalex.org/W6736970722"],"related_works":["https://openalex.org/W843038447","https://openalex.org/W798442372","https://openalex.org/W836963097","https://openalex.org/W2043492907","https://openalex.org/W2090740436","https://openalex.org/W2271977825","https://openalex.org/W7053545766","https://openalex.org/W2068743800","https://openalex.org/W2008770668","https://openalex.org/W23890626"],"abstract_inverted_index":{"This":[0,115],"paper":[1,53],"treats":[2],"the":[3,22,35,58,64,97,144],"automatic":[4],"translation":[5],"of":[6,12,84,94,96,113],"register":[7,59],"transfer":[8,60],"level":[9],"(RTL)":[10],"descriptions":[11],"digital":[13],"systems":[14],"to":[15,110,137],"VLSI":[16],"realization.":[17,90],"The":[18,28,52,101],"target":[19,146],"technology":[20],"is":[21,30,37,67,99,116,147],"storage":[23],"logic":[24],"array":[25],"or":[26],"SLA.":[27,65,149],"approach":[29],"aimed":[31],"at":[32],"applications":[33],"where":[34],"emphasis":[36],"on":[38],"reducing":[39],"engineering":[40],"effort":[41],"and":[42,63,108,133],"design":[43],"turnaround":[44],"time":[45],"rather":[46],"than":[47],"maximizing":[48],"chip":[49],"area":[50,83],"utilization.":[51],"develops":[54],"a":[55,111,120,139],"mapping":[56],"between":[57],"language,":[61],"AHPL,":[62],"It":[66],"shown":[68,136],"that":[69],"each":[70],"primitive":[71],"explicitly":[72],"appearing":[73],"in":[74,87],"an":[75,82,88,124,148],"AHPL":[76],"description":[77],"can":[78],"be":[79,138],"mapped":[80],"into":[81],"real":[85],"estate":[86],"SLA":[89],"A":[91],"detailed":[92],"development":[93],"some":[95],"algorithms":[98],"presented.":[100],"entire":[102],"process":[103,142],"has":[104],"been":[105],"successfully":[106],"implemented":[107],"applied":[109],"set":[112],"examples.":[114],"accomplished":[117],"by":[118],"developing":[119],"final":[121],"stage":[122],"for":[123,130],"already":[125],"existing":[126],"three-stage":[127],"multi-application":[128],"compiler":[129],"AHPL.":[131],"Layout":[132],"routing":[134],"are":[135],"single":[140],"optimization":[141],"if":[143],"hardware":[145]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}