{"id":"https://openalex.org/W2168753134","doi":"https://doi.org/10.1109/92.863622","title":"Clock-delayed domino for dynamic circuit design","display_name":"Clock-delayed domino for dynamic circuit design","publication_year":2000,"publication_date":"2000-08-01","ids":{"openalex":"https://openalex.org/W2168753134","doi":"https://doi.org/10.1109/92.863622","mag":"2168753134"},"language":"en","primary_location":{"id":"doi:10.1109/92.863622","doi":"https://doi.org/10.1109/92.863622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.863622","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016161583","display_name":"Gin Yee","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gin Yee","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","Sun MicroSystems Laboratories, Inc., Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Sun MicroSystems Laboratories, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Sechen","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":6.7617,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.97188402,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":97},"biblio":{"volume":"8","issue":"4","first_page":"425","last_page":"430"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.005100000184029341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"dynamic logic","score":0.8650000095367432},{"id":"https://openalex.org/keywords/carry-lookahead-adder","display_name":"carry look-ahead adder","score":0.7879999876022339},{"id":"https://openalex.org/keywords/cmos-circuit-design","display_name":"CMOS circuit design","score":0.5170000195503235},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.5090000033378601},{"id":"https://openalex.org/keywords/0-8-mum-cmos","display_name":"0.8 \u03bcm CMOS","score":0.656000018119812}],"concepts":[{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.8607401847839355},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.846030056476593},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6866313219070435},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6558709144592285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5803861618041992},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5707306861877441},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5169728994369507},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4771399199962616},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4733350872993469},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46629470586776733},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4119069576263428},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40775248408317566},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2820073366165161},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2560387849807739},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2453584372997284},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.14524531364440918},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/92.863622","doi":"https://doi.org/10.1109/92.863622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.863622","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1524941123","https://openalex.org/W1542061976","https://openalex.org/W1666015432","https://openalex.org/W2000260960","https://openalex.org/W2055242107","https://openalex.org/W2064169027","https://openalex.org/W2108971405","https://openalex.org/W2144998091","https://openalex.org/W2149966501","https://openalex.org/W2150090234","https://openalex.org/W2164321280","https://openalex.org/W2168281491","https://openalex.org/W3139583719","https://openalex.org/W4248475372"],"related_works":["https://openalex.org/W1830487160","https://openalex.org/W4244798377","https://openalex.org/W2167806561","https://openalex.org/W2604033786","https://openalex.org/W1960666273","https://openalex.org/W2488971671","https://openalex.org/W4231158717","https://openalex.org/W2056716301","https://openalex.org/W1967694188","https://openalex.org/W2980753925"],"abstract_inverted_index":{"Clock-delayed":[0],"(CD)":[1],"domino":[2,20,63,119,128],"is":[3,21,27,121],"a":[4,22,38,55,77,99,110,126],"self-timed":[5],"dynamic":[6],"logic":[7,24,39],"family":[8,25],"developed":[9,46],"to":[10,30],"provide":[11],"single-rail":[12],"gates":[13],"with":[14,32,86,92,131],"inverting":[15],"or":[16],"noninverting":[17],"outputs.":[18],"CD":[19,62,68,118],"complete":[23],"and":[26,41,67,136],"as":[28,33,52],"easy":[29],"design":[31,40,60,75,95],"static":[34,48],"CMOS":[35,49,90,94],"circuits":[36],"from":[37],"synthesis":[42],"perspective.":[43],"Design":[44],"tools":[45],"for":[47,57],"are":[50,71],"used":[51],"part":[53],"of":[54,61,76,106,114],"methodology":[56,66],"automating":[58],"the":[59,74,107,132],"circuits.":[64],"The":[65,82,117],"domino's":[69],"characteristics":[70],"demonstrated":[72],"in":[73],"32-b":[78],"carry":[79],"look-ahead":[80],"adder.":[81],"adder":[83,108,120,129],"was":[84],"fabricated":[85],"MOSIS's":[87],"0.8-/spl":[88],"mu/m":[89,101],"process":[91],"scalable":[93],"rules":[96],"that":[97],"allow":[98],"1.0-/spl":[100],"drawn":[102],"gate":[103],"length.":[104],"Measurements":[105],"show":[109],"worst":[111],"case":[112],"addition":[113],"2.1":[115],"ns.":[116],"1.6/spl":[122],"times/":[123],"faster":[124],"than":[125],"dual-rail":[127],"designed":[130],"same":[133],"cell":[134],"library":[135],"technology.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}