{"id":"https://openalex.org/W2168055419","doi":"https://doi.org/10.1109/tcad.2010.2042899","title":"A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance","display_name":"A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance","publication_year":2010,"publication_date":"2010-03-24","ids":{"openalex":"https://openalex.org/W2168055419","doi":"https://doi.org/10.1109/tcad.2010.2042899","mag":"2168055419"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2042899","doi":"https://doi.org/10.1109/tcad.2010.2042899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2042899","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072837015","display_name":"Rajesh A. Thakker","orcid":"https://orcid.org/0000-0001-9625-7588","observed_orcids":["https://orcid.org/0000-0001-9625-7588"]},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajesh A. Thakker","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066931049","display_name":"Chaitanya Sathe","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Chaitanya Sathe","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","Department of Electrical Engineering, University of Illinois, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029767607","display_name":"Maryam Shojaei Baghini","orcid":"https://orcid.org/0000-0001-6568-3736","observed_orcids":["https://orcid.org/0000-0001-6568-3736"]},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Maryam Shojaei Baghini","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101943503","display_name":"Mahesh B. Patil","orcid":"https://orcid.org/0000-0001-8766-1044","observed_orcids":["https://orcid.org/0000-0001-8766-1044"]},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahesh B. Patil","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.75930843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"29","issue":"4","first_page":"627","last_page":"631"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.012199999764561653,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finfet","display_name":"FinFET","score":0.921999990940094},{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.8980000019073486},{"id":"https://openalex.org/keywords/statistical-circuit-analysis","display_name":"statistical circuit analysis","score":0.7020000219345093},{"id":"https://openalex.org/keywords/lookup-tables","display_name":"look-up table","score":0.8450000286102295},{"id":"https://openalex.org/keywords/interpolation","display_name":"interpolation","score":0.8029999732971191},{"id":"https://openalex.org/keywords/channel-length","display_name":"channel length","score":0.5649999976158142},{"id":"https://openalex.org/keywords/fin-width","display_name":"fin width","score":0.9990000128746033},{"id":"https://openalex.org/keywords/effective-oxide-thickness","display_name":"effective oxide thickness","score":0.9950000047683716},{"id":"https://openalex.org/keywords/sram-cell","display_name":"SRAM cell","score":0.9729999899864197},{"id":"https://openalex.org/keywords/variability-analysis","display_name":"variability analysis","score":0.625},{"id":"https://openalex.org/keywords/compact-modeling","display_name":"compact modeling","score":0.5820000171661377}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6306757926940918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6191472411155701},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5848057270050049},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5728275775909424},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5721513628959656},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5664188265800476},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5379140973091125},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4927673637866974},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3794098198413849},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20482191443443298},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17080211639404297},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.07755017280578613},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C502989409","wikidata":"https://www.wikidata.org/wiki/Q11425","display_name":"Animation","level":2,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2010.2042899","doi":"https://doi.org/10.1109/tcad.2010.2042899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2042899","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:10054/8206","doi":null,"is_oa":false,"landing_page_url":"http://doi.org/10.1109/TCAD.2010.2042899","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1972687534","https://openalex.org/W2002612140","https://openalex.org/W2030684844","https://openalex.org/W2098944725","https://openalex.org/W2108526805","https://openalex.org/W2115819560","https://openalex.org/W2118608821","https://openalex.org/W2125169487","https://openalex.org/W2134291407","https://openalex.org/W2142994374","https://openalex.org/W2152066502","https://openalex.org/W2157567925","https://openalex.org/W2160580687","https://openalex.org/W2161911860","https://openalex.org/W2168881792","https://openalex.org/W2184387340","https://openalex.org/W3148401457"],"related_works":["https://openalex.org/W2115819560","https://openalex.org/W1639379236","https://openalex.org/W2414967850","https://openalex.org/W2056761961","https://openalex.org/W3148401457","https://openalex.org/W125623353","https://openalex.org/W3144097696","https://openalex.org/W2789041031","https://openalex.org/W1976765298","https://openalex.org/W2137804618"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,84],"novel":[4],"table-based":[5],"approach":[6,18,73],"for":[7,23,51,89,93,102],"efficient":[8],"statistical":[9],"analysis":[10,91],"of":[11,25,36],"Finfield":[12],"effect":[13,35],"transistor":[14],"circuits.":[15],"The":[16,34],"proposed":[17,71],"uses":[19],"new":[21],"scheme":[22],"interpolation":[24],"look-up":[26],"tables":[27],"(LUTs)":[28],"with":[29],"respect":[30],"to":[31,66,76],"process":[32,38],"parameters.":[33],"various":[37],"parameters,":[39],"viz.,":[40],"channel":[41],"length,":[42],"fin":[43],"width,":[44],"and":[45,61,86],"effective":[46],"oxide":[47],"thickness":[48],"is":[49,74],"studied":[50],"three":[52],"circuits:":[53],"buffer":[54],"chain,":[55],"static":[56],"random":[57],"access":[58],"memory":[59],"cell,":[60],"high-gain":[62],"low-voltage":[63],"op-amp.":[64],"Compared":[65],"mixed-mode":[67],"(device-circuit)":[68],"simulation,":[69],"the":[70],"LUT-based":[72],"shown":[75],"be":[77],"much":[78],"faster,":[79],"thus":[80],"making":[81],"it":[82],"practically":[83],"feasible":[85],"attractive":[87],"option":[88],"variability":[90],"especially":[92],"emerging":[94],"technologies":[95],"where":[96],"compact":[97],"models":[98],"are":[99],"not":[100],"available":[101],"circuit":[103],"simulation.":[104]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}
