{"id":"https://openalex.org/W2165973136","doi":"https://doi.org/10.1109/iccd.2004.1347933","title":"A new statistical optimization algorithm for gate sizing","display_name":"A new statistical optimization algorithm for gate sizing","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W2165973136","doi":"https://doi.org/10.1109/iccd.2004.1347933","mag":"2165973136"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347933","doi":"https://doi.org/10.1109/iccd.2004.1347933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347933","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036386370","display_name":"Murari Mani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Mani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090899796","display_name":"Michael E. Orshansky","orcid":"https://orcid.org/0000-0002-6223-4748","observed_orcids":["https://orcid.org/0000-0002-6223-4748"]},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Orshansky","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":11.2139,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.99180164,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"272","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.011500000022351742,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gate-sizing","display_name":"gate sizing","score":0.9869999885559082},{"id":"https://openalex.org/keywords/statistical-optimization","display_name":"statistical optimization","score":0.7590000033378601},{"id":"https://openalex.org/keywords/vlsi-circuits","display_name":"VLSI circuits","score":0.8939999938011169},{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.8500000238418579},{"id":"https://openalex.org/keywords/robust-linear-programming","display_name":"robust linear programming","score":0.9919999837875366},{"id":"https://openalex.org/keywords/energy-consumption-reduction","display_name":"energy consumption reduction","score":0.6840000152587891},{"id":"https://openalex.org/keywords/yield","display_name":"yield","score":0.4230000078678131},{"id":"https://openalex.org/keywords/iscas-85-benchmarks","display_name":"ISCAS85 benchmarks","score":0.7429999709129333}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7304725646972656},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7010905146598816},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.6996709704399109},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6971802115440369},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6137523651123047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6100814938545227},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5626848340034485},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5198364853858948},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4729991555213928},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46164482831954956},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4369882643222809},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.43097859621047974},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3490086495876312},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20625364780426025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16882508993148804},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12298440933227539},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08834731578826904},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2004.1347933","doi":"https://doi.org/10.1109/iccd.2004.1347933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347933","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.132.411","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.132.411","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/iel5/9333/29644/01347933.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.882.3254","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.882.3254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/Proceedings/2004/22310272.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310620","display_name":"University of Texas at Austin","ror":"https://ror.org/00hj54h04"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1970285553","https://openalex.org/W1990053967","https://openalex.org/W2008862080","https://openalex.org/W2117608378","https://openalex.org/W2128306262","https://openalex.org/W2130601386","https://openalex.org/W2135250302","https://openalex.org/W2141907973","https://openalex.org/W2143901474","https://openalex.org/W2143966548","https://openalex.org/W2149447807","https://openalex.org/W2160840734","https://openalex.org/W2296319761","https://openalex.org/W2798344481","https://openalex.org/W4230035938","https://openalex.org/W4231119589","https://openalex.org/W4236812793","https://openalex.org/W4241987548","https://openalex.org/W4247815215","https://openalex.org/W4253814782","https://openalex.org/W4300192488"],"related_works":["https://openalex.org/W7098834741","https://openalex.org/W1970285553","https://openalex.org/W2163430596","https://openalex.org/W2115661504","https://openalex.org/W2295354051","https://openalex.org/W2161203815","https://openalex.org/W2105658964","https://openalex.org/W2112043992","https://openalex.org/W2209304097","https://openalex.org/W2145245103"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"approach":[4,35],"the":[5,13,27,57,63,67,73,77,80,87,92,95],"gate":[6,42],"sizing":[7,34],"problem":[8],"in":[9,12,41],"VLSI":[10],"circuits":[11],"context":[14],"of":[15,18,62],"increasing":[16],"variability":[17],"process":[19],"and":[20,59,91,114],"circuit":[21],"parameters":[22],"as":[23],"technology":[24],"scales":[25],"into":[26,38],"nanometer":[28],"regime.":[29],"We":[30,55],"present":[31],"a":[32,46,107],"statistical":[33],"that":[36,50],"takes":[37],"account":[39],"randomness":[40],"delays":[43],"by":[44],"formulating":[45],"robust":[47],"linear":[48],"program":[49],"can":[51],"be":[52],"solved":[53],"efficiently.":[54],"demonstrate":[56],"efficiency":[58],"computational":[60],"tractability":[61],"proposed":[64],"algorithm":[65],"on":[66],"various":[68],"ISCAS'85":[69],"benchmark":[70],"circuits.":[71],"Across":[72],"benchmarks,":[74],"compared":[75],"to":[76,110],"deterministic":[78],"approach,":[79],"power":[81,97],"savings":[82],"range":[83],"from":[84,106],"23-30%":[85],"for":[86],"same":[88],"timing":[89],"target":[90],"yield":[93],"level,":[94],"average":[96],"saving":[98],"being":[99],"28%.":[100],"The":[101],"runtime":[102],"is":[103],"reasonable,":[104],"ranging":[105],"few":[108],"seconds":[109],"around":[111],"10":[112],"mins,":[113],"grows":[115],"linearly.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}