{"id":"https://openalex.org/W2164670076","doi":"https://doi.org/10.1109/isscs.2007.4292697","title":"Performance Characteristics of Parallel and Pipelined Implementation of FIR Filters in FPGA Platform","display_name":"Performance Characteristics of Parallel and Pipelined Implementation of FIR Filters in FPGA Platform","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2164670076","doi":"https://doi.org/10.1109/isscs.2007.4292697","mag":"2164670076"},"language":"en","primary_location":{"id":"doi:10.1109/isscs.2007.4292697","doi":"https://doi.org/10.1109/isscs.2007.4292697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscs.2007.4292697","pdf_url":null,"source":{"id":"https://openalex.org/S4306420212","display_name":"International Symposium on Signals, Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on Signals, Circuits and Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111797395","display_name":"G. Deepak","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"G. Deepak","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025809855","display_name":"Pramod Kumar Meher","orcid":"https://orcid.org/0000-0003-0992-1159","observed_orcids":["https://orcid.org/0000-0003-0992-1159"]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"P.K. Meher","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000335994","display_name":"Andrzej Stefan Sluzek","orcid":"https://orcid.org/0000-0003-4148-2600","observed_orcids":["https://orcid.org/0000-0003-4148-2600"]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"A. Sluzek","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0071000000461936,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.005900000222027302,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fir-filters","display_name":"FIR filters","score":0.9710000157356262},{"id":"https://openalex.org/keywords/pipelined-architecture","display_name":"pipelined architecture","score":0.8410000205039978},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8230000138282776},{"id":"https://openalex.org/keywords/area-delay-product","display_name":"area-delay product","score":0.9900000095367432},{"id":"https://openalex.org/keywords/power-delay-product","display_name":"power-delay product","score":1.0},{"id":"https://openalex.org/keywords/resource-utilization","display_name":"resource utilization","score":0.6729999780654907}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7662049531936646},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7472456097602844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6639590263366699},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.608455240726471},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5764572024345398},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.49301859736442566},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4725456237792969},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4684826135635376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3158499300479889},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.17929282784461975},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.1159522533416748},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10726809501647949},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10651126503944397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07253512740135193},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscs.2007.4292697","doi":"https://doi.org/10.1109/isscs.2007.4292697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscs.2007.4292697","pdf_url":null,"source":{"id":"https://openalex.org/S4306420212","display_name":"International Symposium on Signals, Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on Signals, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W2064850488","https://openalex.org/W2118331018","https://openalex.org/W2121765971","https://openalex.org/W2124770748","https://openalex.org/W4233622498"],"related_works":["https://openalex.org/W2378971630","https://openalex.org/W1981123386","https://openalex.org/W2048612010","https://openalex.org/W6912451200","https://openalex.org/W7097799614","https://openalex.org/W2110025685","https://openalex.org/W2315425074","https://openalex.org/W2762818163","https://openalex.org/W4298622735","https://openalex.org/W4382284413"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"area-delay":[5,53,59,101],"and":[6,14,55,74,82,93,122,139,148],"power-delay":[7,56,107],"characteristics":[8],"against":[9],"varying":[10],"levels":[11],"of":[12,17,61,78,109,118],"parallel":[13,40,69,85,125,129],"pipelined":[15],"implementations":[16],"finite":[18],"impulse":[19],"response":[20],"(FIR)":[21],"filter":[22,88,145],"in":[23],"FPGA":[24],"platform":[25],"for":[26,87,103,144],"high":[27],"throughput":[28],"applications.":[29],"From":[30],"the":[31,39,52,62,68,79,119],"synthesis":[32],"results,":[33],"it":[34,98],"has":[35,44],"been":[36,132],"observed":[37],"that":[38,77],"systolic":[41],"architecture":[42,72],"(PSA)":[43],"a":[45],"better":[46,100],"overall":[47],"resource":[48],"utilization":[49],"based":[50],"on":[51,134],"product":[54,60],"product.":[57],"The":[58,106,127],"PSA":[63,110],"is":[64],"40%":[65],"lesser":[66],"than":[67,114],"retimed":[70],"broadcast":[71,83,123],"(PRBA)":[73],"almost":[75],"one-third":[76],"unfolded":[80,120],"direct":[81,121],"form":[84,124],"architectures":[86,130],"order,":[89],"N":[90],"=":[91,95],"8":[92,147],"L":[94],"8.":[96],"Moreover,":[97],"exhibits":[99],"products":[102,108],"higher":[104,113],"N.":[105],"are":[111],"marginally":[112],"PRBA,":[115],"but":[116],"one-fourth":[117],"architectures.":[126],"four":[128],"have":[131],"implemented":[133],"Virtex-II":[135,140],"1000":[136],"device":[137,142],"(XC2V1000BG575-4)":[138],"8000":[141],"(XC2V8000FF1152-4)":[143],"orders":[146],"32":[149],"respectively.":[150]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2016-06-24T00:00:00"}