{"id":"https://openalex.org/W2164516366","doi":"https://doi.org/10.1109/l-ca.2009.1","title":"A Predictive Shutdown Technique for GPU Shader Processors","display_name":"A Predictive Shutdown Technique for GPU Shader Processors","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2164516366","doi":"https://doi.org/10.1109/l-ca.2009.1","mag":"2164516366"},"language":"en","primary_location":{"id":"doi:10.1109/l-ca.2009.1","doi":"https://doi.org/10.1109/l-ca.2009.1","is_oa":false,"landing_page_url":"https://doi.org/10.1109/l-ca.2009.1","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036436398","display_name":"Po-Han Peter Wang","orcid":"https://orcid.org/0000-0002-6359-2109","observed_orcids":["https://orcid.org/0000-0002-6359-2109"]},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Han Wang","raw_affiliation_strings":["National Taiwan Universit, Taipei","Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan Universit, Taipei","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101675211","display_name":"Yen\u2010Ming Chen","orcid":"https://orcid.org/0000-0002-6705-0948","observed_orcids":["https://orcid.org/0000-0002-6705-0948"]},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Ming Chen","raw_affiliation_strings":["National Taiwan Universit, Taipei","Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan Universit, Taipei","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046948316","display_name":"Chia-Lin Yang","orcid":"https://orcid.org/0000-0003-0091-5027","observed_orcids":["https://orcid.org/0000-0003-0091-5027"]},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Lin Yang","raw_affiliation_strings":["National Taiwan University, Taipei","Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068692256","display_name":"Yu-Jung Cheng","orcid":"https://orcid.org/0000-0003-1786-7447","observed_orcids":["https://orcid.org/0000-0003-1786-7447"]},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Jung Cheng","raw_affiliation_strings":["National Taiwan Universit, Taipei","Graduate Institute of Networking and Multimedia, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan Universit, Taipei","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Networking and Multimedia, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.5945,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.84570616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"8","issue":"1","first_page":"9","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9628999829292297,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9628999829292297,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.03200000151991844,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage-power-reduction","display_name":"leakage power reduction","score":0.8920000195503235},{"id":"https://openalex.org/keywords/power-gating","display_name":"power gating","score":0.8980000019073486},{"id":"https://openalex.org/keywords/workload-variability","display_name":"workload variation","score":0.5350000262260437},{"id":"https://openalex.org/keywords/frame-rate","display_name":"frame rate","score":0.45100000500679016},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.6759999990463257},{"id":"https://openalex.org/keywords/dynamic-voltage-and-frequency-scaling","display_name":"dynamic voltage and frequency scaling","score":0.7110000252723694},{"id":"https://openalex.org/keywords/clock-gating","display_name":"clock gating","score":0.9980000257492065}],"concepts":[{"id":"https://openalex.org/C177681979","wikidata":"https://www.wikidata.org/wiki/Q633182","display_name":"Shader","level":3,"score":0.9715703725814819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8194358944892883},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6391655206680298},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.512365460395813},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4952327311038971},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4630480110645294},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4501384496688843},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.42434465885162354},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41953808069229126},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.41359835863113403},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33088386058807373},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25875967741012573},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.25767385959625244},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2507081627845764},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.175612211227417},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10619086027145386},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0928366482257843},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.076192706823349},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/l-ca.2009.1","doi":"https://doi.org/10.1109/l-ca.2009.1","is_oa":false,"landing_page_url":"https://doi.org/10.1109/l-ca.2009.1","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1984924324","https://openalex.org/W2000162505","https://openalex.org/W2024945307","https://openalex.org/W2063084220","https://openalex.org/W2110999128","https://openalex.org/W2125263803","https://openalex.org/W2126357937","https://openalex.org/W2131054871","https://openalex.org/W2134860672","https://openalex.org/W2135856216","https://openalex.org/W2145267773","https://openalex.org/W2158899676","https://openalex.org/W2165528092","https://openalex.org/W2550572625","https://openalex.org/W4241412916","https://openalex.org/W4248310916","https://openalex.org/W4254042266"],"related_works":["https://openalex.org/W2024001079","https://openalex.org/W4243004653","https://openalex.org/W3148457660","https://openalex.org/W2885575058","https://openalex.org/W2756129528","https://openalex.org/W2894593033","https://openalex.org/W105594637","https://openalex.org/W7095561841","https://openalex.org/W3092821848","https://openalex.org/W1605585784"],"abstract_inverted_index":{"As":[0],"technology":[1],"continues":[2],"to":[3,9,70,78,96,118],"shrink,":[4],"reducing":[5],"leakage":[6,51,103,120],"is":[7],"critical":[8],"achieve":[10],"energy":[11],"efficiency.":[12],"Previous":[13],"works":[14],"on":[15,22,53,59,105,122],"low-power":[16],"GPU":[17],"(graphics":[18],"processing":[19],"unit)":[20],"focus":[21,58],"techniques":[23,49],"for":[24,50,102],"dynamic":[25],"power":[26,47],"reduction,":[27],"such":[28],"as":[29],"DVFS":[30],"(Dynamic":[31],"Voltage/Frequency":[32],"Scaling)":[33],"and":[34],"clock":[35],"gating.":[36],"In":[37,55],"this":[38],"paper,":[39],"we":[40,57,89],"explore":[41],"the":[42,60,74,80,91],"potential":[43],"of":[44],"adopting":[45],"architecture-level":[46],"gating":[48],"reduction":[52,104,121],"GPU.":[54],"particular,":[56],"most":[61],"power-hungry":[62],"components,":[63],"shader":[64,76,93,106,114,123],"processors.":[65,107],"We":[66],"observe":[67],"that,":[68],"due":[69],"different":[71],"scene":[72],"complexity,":[73],"required":[75],"resources":[77],"satisfy":[79],"target":[81],"frame":[82],"rate":[83],"actually":[84],"vary":[85],"across":[86,100],"frames.":[87],"Therefore,":[88],"propose":[90],"predictive":[92,113],"shutdown":[94,115],"technique":[95],"exploit":[97],"workload":[98],"variation":[99],"frames":[101],"The":[108],"experimental":[109],"results":[110],"show":[111],"that":[112],"achieves":[116],"up":[117],"46%":[119],"processors":[124],"with":[125],"negligible":[126],"performance":[127],"degradation.":[128]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}