{"id":"https://openalex.org/W2163854931","doi":"https://doi.org/10.1109/4.933469","title":"Measurements and analysis of PLL jitter caused by digital switching noise","display_name":"Measurements and analysis of PLL jitter caused by digital switching noise","publication_year":2001,"publication_date":"2001-07-01","ids":{"openalex":"https://openalex.org/W2163854931","doi":"https://doi.org/10.1109/4.933469","mag":"2163854931"},"language":"en","primary_location":{"id":"doi:10.1109/4.933469","doi":"https://doi.org/10.1109/4.933469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.933469","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"P. Larsson","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"P. Larsson","raw_affiliation_strings":["Dept. of ECE, Ajou University, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Ajou University, Suwon, Korea","institution_ids":["https://openalex.org/I57664883"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57664883"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":6.8086,"has_fulltext":false,"cited_by_count":79,"citation_normalized_percentile":{"value":0.97136224,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"36","issue":"7","first_page":"1113","last_page":"1119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.008700000122189522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-circuits","display_name":"mixed-signal circuits","score":0.7120000123977661},{"id":"https://openalex.org/keywords/substrate-noise","display_name":"substrate noise","score":0.4129999876022339},{"id":"https://openalex.org/keywords/pll-bandwidth","display_name":"PLL bandwidth","score":0.7379999756813049},{"id":"https://openalex.org/keywords/triple-well-cmos","display_name":"triple-well CMOS","score":0.8230000138282776},{"id":"https://openalex.org/keywords/low-resistivity-substrates","display_name":"low resistivity substrates","score":0.824999988079071}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7832303643226624},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7580480575561523},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6815605759620667},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5752725601196289},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5536853671073914},{"id":"https://openalex.org/C51674796","wikidata":"https://www.wikidata.org/wiki/Q7632167","display_name":"Substrate coupling","level":4,"score":0.5444655418395996},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5034655928611755},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48095980286598206},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4491101801395416},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.42859911918640137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4280286431312561},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42421096563339233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3969510793685913},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3738974928855896},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1492091715335846},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.12420541048049927},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/4.933469","doi":"https://doi.org/10.1109/4.933469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.933469","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"mag:2566685905","doi":null,"is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/abstract/document/1471247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1952275515","https://openalex.org/W2091372339","https://openalex.org/W2099882367","https://openalex.org/W2115434507","https://openalex.org/W2119123494","https://openalex.org/W2158049752","https://openalex.org/W2172108783","https://openalex.org/W2532050997"],"related_works":["https://openalex.org/W1537374996","https://openalex.org/W7096274906","https://openalex.org/W2122492266","https://openalex.org/W2053261651","https://openalex.org/W2159758079","https://openalex.org/W2088626626","https://openalex.org/W7099636064","https://openalex.org/W2052507127","https://openalex.org/W2076975366","https://openalex.org/W2102650020"],"abstract_inverted_index":{"When":[0],"integrating":[1],"analog":[2,23,48,65],"and":[3,49,89],"digital":[4,50,56,123],"circuits":[5,132],"onto":[6],"a":[7,15,55,119,127],"mixed-mode":[8,116],"chip,":[9],"power":[10,42,61,74,106],"supply":[11,43,75,107],"noise":[12,31,81],"coupling":[13,53,82],"is":[14,39,69,94],"major":[16],"limitation":[17],"on":[18,104,115],"the":[19,22,30,37,41,47,60,97,105,110],"performance":[20],"of":[21,33,36,100,109],"circuitry.":[24],"Several":[25],"techniques":[26],"exist":[27],"for":[28,46,71,80,139],"reducing":[29],"coupling,":[32],"which":[34],"one":[35],"cheapest":[38],"separating":[40],"distribution":[44],"networks":[45],"circuits.":[51],"Noise":[52],"from":[54],"noise-generating":[57],"circuit":[58],"through":[59],"supply/substrate":[62],"into":[63],"an":[64],"phase-locked":[66],"loop":[67],"(PLL)":[68],"analyzed":[70],"three":[72],"different":[73,87],"schemes.":[76],"The":[77,130],"main":[78,98],"mechanisms":[79],"are":[83],"identified":[84],"by":[85],"comparing":[86],"PLLs":[88],"varying":[90],"their":[91],"bandwidths.":[92],"It":[93],"found":[95],"that":[96],"cause":[99],"jitter":[101],"strongly":[102],"depends":[103],"configuration":[108],"PLL.":[111],"Measurements":[112],"were":[113,133],"done":[114],"designs":[117],"in":[118],"standard":[120],"0.25-/spl":[121],"mu/m":[122],"CMOS":[124],"process":[125],"with":[126,136],"low-resistivity":[128],"substrate.":[129],"same":[131],"also":[134],"implemented":[135],"triple-well":[137],"processing":[138],"comparisons.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}