{"id":"https://openalex.org/W2163852930","doi":"https://doi.org/10.1109/40.216746","title":"Performance features of the PA7100 microprocessor","display_name":"Performance features of the PA7100 microprocessor","publication_year":1993,"publication_date":"1993-06-01","ids":{"openalex":"https://openalex.org/W2163852930","doi":"https://doi.org/10.1109/40.216746","mag":"2163852930"},"language":"en","primary_location":{"id":"doi:10.1109/40.216746","doi":"https://doi.org/10.1109/40.216746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.216746","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057341787","display_name":"T. Asprey","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Asprey","raw_affiliation_strings":["Hewlett Packard Company, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064256836","display_name":"G.S. Averill","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.S. Averill","raw_affiliation_strings":["Hewlett Packard Company, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053269331","display_name":"E. DeLano","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. DeLano","raw_affiliation_strings":["Hewlett Packard Company, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086682231","display_name":"R. Mason","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Mason","raw_affiliation_strings":["Hewlett Packard Company, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035896478","display_name":"B. Weiner","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Weiner","raw_affiliation_strings":["Hewlett Packard Company, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052074478","display_name":"J. Yetter","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Yetter","raw_affiliation_strings":["Hewlett Packard Company, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1324840837"],"apc_list":{"value":2995,"currency":"USD","value_usd":2995},"apc_paid":null,"fwci":16.8581,"has_fulltext":false,"cited_by_count":78,"citation_normalized_percentile":{"value":0.99196683,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"13","issue":"3","first_page":"22","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9506999850273132,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9506999850273132,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.03460000082850456,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.005100000184029341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-pipeline","display_name":"instruction pipeline","score":0.5659999847412109},{"id":"https://openalex.org/keywords/cache-organization","display_name":"cache organization","score":0.7910000085830688},{"id":"https://openalex.org/keywords/virtual-address-translation","display_name":"virtual address translation","score":0.9909999966621399},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"floating-point unit","score":0.9039999842643738},{"id":"https://openalex.org/keywords/0-8-mum-cmos","display_name":"0.8 \u03bcm CMOS","score":0.7820000052452087}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8738864660263062},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.6944860219955444},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6319499611854553},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6245871782302856},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6024300456047058},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5881679058074951},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5469024181365967},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5405845046043396},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5276780724525452},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5103101134300232},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41713282465934753},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37108299136161804},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.1974019706249237},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/40.216746","doi":"https://doi.org/10.1109/40.216746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.216746","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1509585227","https://openalex.org/W1830905284","https://openalex.org/W2002418912","https://openalex.org/W2025288699","https://openalex.org/W2144915013","https://openalex.org/W2169796464","https://openalex.org/W2294452557","https://openalex.org/W2538644970","https://openalex.org/W2545769490"],"related_works":["https://openalex.org/W1480457706","https://openalex.org/W2545769490","https://openalex.org/W1830905284","https://openalex.org/W7100298408","https://openalex.org/W2535861704","https://openalex.org/W2169173108","https://openalex.org/W2148406183","https://openalex.org/W1545318237","https://openalex.org/W2158967724","https://openalex.org/W2253054290"],"abstract_inverted_index":{"The":[0,71,94],"PA7100":[1,106],"CPU,":[2],"the":[3,55,102,105],"first":[4],"precision-architecture,":[5],"reduced-instruction-set-computer":[6],"(PA-RISC)":[7],"architecture":[8],"implementation":[9],"to":[10,34,57,60],"combine":[11],"an":[12],"integer":[13],"core":[14],"and":[15,28,51,68,88,97],"floating-point":[16,86],"coprocessor":[17],"into":[18],"a":[19,46,61],"single-chip":[20],"format,":[21],"is":[22],"described.":[23],"It":[24],"incorporates":[25],"superscalar":[26],"execution":[27,74],"supports":[29],"clock":[30],"rates":[31],"of":[32,63,104],"up":[33],"100":[35],"MHz":[36],"in":[37,101],"standard":[38],"0.8-":[39],"mu":[40],"m":[41],"CMOS.":[42],"Features":[43],"such":[44],"as":[45],"flexible":[47],"primary":[48],"cache":[49,76],"organization":[50],"multiprocessing":[52],"capability":[53],"allow":[54],"device":[56],"be":[58],"scaled":[59],"variety":[62],"system":[64,89],"applications,":[65],"price":[66],"ranges,":[67],"performance":[69],"levels.":[70],"microprocessor":[72],"instruction":[73],"pipeline,":[75],"design,":[77,95],"translation":[78],"look-aside":[79],"buffer":[80],"(TLB)":[81],"for":[82],"virtual":[83],"address":[84],"translation,":[85],"unit,":[87],"interface":[90],"bus":[91],"are":[92,107],"discussed.":[93],"test,":[96],"verification":[98],"methods":[99],"used":[100],"development":[103],"reviewed.>":[108]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}