{"id":"https://openalex.org/W2163722575","doi":"https://doi.org/10.1145/37888.37928","title":"Functional verification of MOS circuits","display_name":"Functional verification of MOS circuits","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2163722575","doi":"https://doi.org/10.1145/37888.37928","mag":"2163722575"},"language":"en","primary_location":{"id":"doi:10.1145/37888.37928","doi":"https://doi.org/10.1145/37888.37928","is_oa":false,"landing_page_url":"https://doi.org/10.1145/37888.37928","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"24th ACM/IEEE conference proceedings on Design automation conference - DAC '87","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010616748","display_name":"Daniel Weise","orcid":"https://orcid.org/0000-0001-6989-5074","observed_orcids":["https://orcid.org/0000-0001-6989-5074"]},"institutions":[{"id":"https://openalex.org/I4392738099","display_name":"Stanford SystemX Alliance","ror":"https://ror.org/0551gkb08","country_code":"US","type":"facility","lineage":["https://openalex.org/I4392738099","https://openalex.org/I97018004"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Weise","raw_affiliation_strings":["Stanford University, Computer Systems Laboratory, Center for Integrated Systems 207, Stanford, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Computer Systems Laboratory, Center for Integrated Systems 207, Stanford, California","institution_ids":["https://openalex.org/I4392738099","https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010616748"],"corresponding_institution_ids":["https://openalex.org/I4392738099","https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.699,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6918429,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9276999831199646,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9276999831199646,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.03550000116229057,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.01720000058412552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/functional-verification","display_name":"functional verification","score":0.9120000004768372},{"id":"https://openalex.org/keywords/synchronous-digital-circuits","display_name":"synchronous digital circuits","score":0.8700000047683716},{"id":"https://openalex.org/keywords/circuit-specification","display_name":"circuit specification","score":0.42100000381469727},{"id":"https://openalex.org/keywords/input-constraints","display_name":"input constraints","score":0.5910000205039978},{"id":"https://openalex.org/keywords/hierarchical-verification","display_name":"hierarchical verification","score":0.9129999876022339},{"id":"https://openalex.org/keywords/electrical-modeling","display_name":"electrical modeling","score":0.5640000104904175},{"id":"https://openalex.org/keywords/interactive-verification","display_name":"interactive verification","score":0.5479999780654907},{"id":"https://openalex.org/keywords/incremental-verification","display_name":"incremental verification","score":0.734000027179718}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7702823877334595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7661579847335815},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7454079389572144},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45771992206573486},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44400322437286377},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43098023533821106},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36319372057914734},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33383041620254517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26508939266204834},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16323941946029663},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12248280644416809}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/37888.37928","doi":"https://doi.org/10.1145/37888.37928","is_oa":false,"landing_page_url":"https://doi.org/10.1145/37888.37928","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"24th ACM/IEEE conference proceedings on Design automation conference - DAC '87","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1588380009","https://openalex.org/W2169966862","https://openalex.org/W2611356538"],"related_works":["https://openalex.org/W2095844435","https://openalex.org/W178102428","https://openalex.org/W640823630","https://openalex.org/W1883598880","https://openalex.org/W4238448055","https://openalex.org/W105801722","https://openalex.org/W578721965","https://openalex.org/W2261627953","https://openalex.org/W7097333959","https://openalex.org/W607925652"],"abstract_inverted_index":{"This":[0],"report":[1],"describes":[2],"the":[3,20,29,33,46,51,54,65,67,90,93,100],"ideas":[4],"behind":[5],"Silica":[6,17,61,79,115],"Pithecus,":[7],"a":[8,43,82,96],"program":[9],"which":[10,37,98],"verifies":[11],"synchronous":[12],"digital":[13,48,106],"MOS":[14,24],"VLSI":[15,25],"circuits.":[16],"Pithecus":[18,62,80,116],"accepts":[19],"schematic":[21],"of":[22,28,45,50,95],"an":[23],"circuit,":[26],"declarations":[27],"logical":[30],"relationships":[31],"between":[32],"inputs":[34,38,94],"signals":[35],"(e.g.,":[36],"are":[39,110],"mutually":[40],"exclusive),":[41],"and":[42,120],"specification":[44,60],"intended":[47,105],"behavior":[49],"circuit.":[52],"If":[53],"circuit":[55,97,101],"fails":[56,71],"to":[57,64,72],"meet":[58],"its":[59,104],"returns":[63],"designer":[66],"precise":[68],"reason":[69],"it":[70],"do":[73],"so.":[74],"Unlike":[75],"previous":[76],"verification":[77],"systems,":[78],"employs":[81],"realistic":[83],"electrical":[84],"model.":[85],"It":[86],"also":[87],"automatically":[88],"generates":[89],"constraints":[91,109],"on":[92],"ensure":[99],"will":[102],"exhibit":[103],"behavior.":[107],"These":[108],"necessary":[111],"for":[112],"hierarchical":[113],"verification.":[114],"operates":[117],"hierarchically,":[118],"interactively,":[119],"incrementally.":[121]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}