{"id":"https://openalex.org/W2160646232","doi":"https://doi.org/10.1109/4.350195","title":"A bootstrapped bipolar CMOS (B/sup 2/CMOS) Gate for low-voltage applications","display_name":"A bootstrapped bipolar CMOS (B/sup 2/CMOS) Gate for low-voltage applications","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2160646232","doi":"https://doi.org/10.1109/4.350195","mag":"2160646232"},"language":"en","primary_location":{"id":"doi:10.1109/4.350195","doi":"https://doi.org/10.1109/4.350195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.350195","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086529029","display_name":"Sherif H. K. Embabi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.H.K. Embabi","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061388364","display_name":"Abdellatif Bellaouar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Bellaouar","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111281908","display_name":"K. Islam","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"K. Islam","raw_affiliation_strings":["Microelectronics Laboratory, CDTA, Algiers, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Laboratory, CDTA, Algiers, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":5.2731,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.95910248,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"30","issue":"1","first_page":"47","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9140999913215637,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9140999913215637,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.048700001090765,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.030700000002980232,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-voltage-operation","display_name":"low-voltage operation","score":0.8809999823570251},{"id":"https://openalex.org/keywords/fan-out","display_name":"fan-out","score":0.7289999723434448}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.9135713577270508},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.727226734161377},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5237203240394592},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46526244282722473},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4022923707962036},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3508504629135132},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33690476417541504},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.322487473487854},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31884172558784485}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.350195","doi":"https://doi.org/10.1109/4.350195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.350195","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W610266305","https://openalex.org/W2050599397","https://openalex.org/W2116893473","https://openalex.org/W2117777415","https://openalex.org/W2164689591","https://openalex.org/W2166529908"],"related_works":["https://openalex.org/W1610016640","https://openalex.org/W2104529811","https://openalex.org/W2183531671","https://openalex.org/W2164689591","https://openalex.org/W1523515178","https://openalex.org/W2050599397","https://openalex.org/W2102640742","https://openalex.org/W2093863426","https://openalex.org/W2102357940","https://openalex.org/W2146644501"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"on":[3],"a":[4,31],"BiCMOS":[5,34],"logic":[6],"gate":[7,65,84],"which":[8,107],"combines":[9],"bootstrapping":[10],"and":[11,49,69,75],"transient":[12],"saturation":[13],"techniques":[14],"to":[15,21,41,46],"achieve":[16],"full":[17],"swing":[18],"operation":[19],"down":[20],"1.1":[22],"V":[23,74],"supply":[24],"voltage.":[25],"The":[26,77,95],"proposed":[27],"B/sup":[28,44,63,82,100],"2/CMOS":[29,45,64,83,101],"uses":[30],"conventional":[32],"(noncomplementary)":[33],"process.":[35],"HSPICE":[36],"simulations":[37],"have":[38,59],"been":[39],"used":[40],"compare":[42],"the":[43,62,81,99],"CMOS,":[47,67],"BiNMOS,":[48,68],"BS-BiCMOS":[50,70],"for":[51],"sub-0.5":[52],"/spl":[53],"mu/m":[54],"BiCiMOS":[55],"technologies.":[56],"Simulation":[57],"results":[58],"shown":[60],"that":[61,115],"outperforms":[66],"gates":[71],"at":[72,92,118],"3":[73],"below.":[76],"crossover":[78],"capacitance/fanout":[79],"of":[80,90,98,111,116],"is":[85,102,108],"100":[86],"fF":[87],"(i.e.,":[88],"fanout":[89],"4)":[91],"1.5":[93,119],"V.":[94],"delay-to-load":[96],"sensitivity":[97],"220":[103],"ps/pF":[104],"(8":[105],"ps/fanout)":[106],"one":[109],"order":[110],"magnitude":[112],"smaller":[113],"than":[114],"CMOS":[117],"V.>":[120]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2016-06-24T00:00:00"}