{"id":"https://openalex.org/W2159750019","doi":null,"title":"Hardware Implementation of Mix Column Step in AES","display_name":"Hardware Implementation of Mix Column Step in AES","publication_year":2012,"publication_date":"2012-10-03","ids":{"openalex":"https://openalex.org/W2159750019","mag":"2159750019"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.735.1079","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.735.1079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://research.ijcaonline.org/comnetcn/number1/comnetcn1002.pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032624599","display_name":"Pratap Kumar Dakua","orcid":"https://orcid.org/0000-0002-4510-8926","observed_orcids":["https://orcid.org/0000-0002-4510-8926"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pratap Kumar Dakua","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-4510-8926","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050618900","display_name":"Manoranjan Pradhan","orcid":"https://orcid.org/0000-0003-4520-5280","observed_orcids":["https://orcid.org/0000-0003-4520-5280"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manoranjan Pradhan","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-4520-5280","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5033316885","display_name":"Subba Rao Polamur\u0131","orcid":"https://orcid.org/0000-0002-2496-1581","observed_orcids":["https://orcid.org/0000-0002-2496-1581"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Subba Rao Polamur\u0131","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-2496-1581","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5813,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6970521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/aes","display_name":"AES","score":0.8069999814033508},{"id":"https://openalex.org/keywords/hardware-implementation","display_name":"hardware implementation","score":0.984000027179718},{"id":"https://openalex.org/keywords/block-cipher","display_name":"block cipher","score":0.7310000061988831},{"id":"https://openalex.org/keywords/finite-field-arithmetic","display_name":"finite field arithmetic","score":0.5580000281333923},{"id":"https://openalex.org/keywords/galois-field-gf-2-8","display_name":"Galois field GF(2^8)","score":0.8389999866485596},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4620000123977661},{"id":"https://openalex.org/keywords/fpga-synthesis","display_name":"FPGA synthesis","score":0.6449999809265137},{"id":"https://openalex.org/keywords/xilinx-ise","display_name":"Xilinx ISE","score":0.6669999957084656}],"concepts":[{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.7675739526748657},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.7658814191818237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6601740717887878},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.6548300385475159},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6064215302467346},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.5820180773735046},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.480979323387146},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4699345529079437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35307174921035767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34078824520111084},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24661681056022644},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.735.1079","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.735.1079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://research.ijcaonline.org/comnetcn/number1/comnetcn1002.pdf","raw_type":"text"},{"id":"mag:2159750019","doi":null,"is_oa":false,"landing_page_url":"https://research.ijcaonline.org/comnetcn/number1/comnetcn1002.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2355550369"],"related_works":["https://openalex.org/W133412056","https://openalex.org/W3153311510","https://openalex.org/W7096017208","https://openalex.org/W2329253944","https://openalex.org/W2963816001","https://openalex.org/W2096644499","https://openalex.org/W2508077748","https://openalex.org/W2169420316","https://openalex.org/W1985295168","https://openalex.org/W7101107469"],"abstract_inverted_index":{"This":[0],"document":[1],"gives":[2],"the":[3],"hardware":[4],"implementation":[5],"of":[6,19,33],"Mix":[7],"Column":[8],"step":[9,46],"in":[10,47],"AES":[11,15,48],"encryption":[12,16],"process.":[13],"The":[14,51],"process":[17],"consists":[18],"several":[20],"transformation":[21],"steps":[22],"such":[23],"as":[24],"byte":[25],"substitution,":[26],"shift":[27],"rows,":[28],"mix":[29,44],"column":[30,45],"and":[31,59],"addition":[32],"round":[34],"key":[35],"operation":[36,53],"step.":[37],"There":[38],"are":[39],"two":[40],"aspects":[41],"to":[42],"perform":[43],"is":[49,54],"presented.":[50],"total":[52],"coded":[55],"with":[56],"VERILOG,":[57],"synthesized":[58],"simulated":[60],"using":[61],"Xilinx":[62],"ISE":[63],"10.1.":[64]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-31T12:09:11.096373","created_date":"2016-06-24T00:00:00"}