{"id":"https://openalex.org/W2159497348","doi":"https://doi.org/10.1109/jssc.2009.2039684","title":"An Ultra-Low-Energy Multi-Standard JPEG Co-Processor in 65 nm CMOS With Sub/Near Threshold Supply Voltage","display_name":"An Ultra-Low-Energy Multi-Standard JPEG Co-Processor in 65 nm CMOS With Sub/Near Threshold Supply Voltage","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2159497348","doi":"https://doi.org/10.1109/jssc.2009.2039684","mag":"2159497348"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2009.2039684","doi":"https://doi.org/10.1109/jssc.2009.2039684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2039684","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.tue.nl/en/publications/2f29ef58-2a89-4a04-8b25-b848a135435b","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037936776","display_name":"Yu Pu","orcid":"https://orcid.org/0000-0001-8366-8572","observed_orcids":["https://orcid.org/0000-0001-8366-8572"]},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yu Pu","raw_affiliation_strings":["Sakurai Laboratory, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sakurai Laboratory, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050945839","display_name":"Jos\u00e9 Pineda de Gyvez","orcid":"https://orcid.org/0000-0002-0723-7065","observed_orcids":["https://orcid.org/0000-0002-0723-7065"]},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jose Pineda de Gyvez","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732","observed_orcids":["https://orcid.org/0000-0003-4506-5732"]},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Henk Corporaal","raw_affiliation_strings":["Faculty of Electrical Engineering, Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916","observed_orcids":["https://orcid.org/0000-0003-4244-5916"]},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":10.0475,"has_fulltext":true,"cited_by_count":87,"citation_normalized_percentile":{"value":0.98496052,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":100},"biblio":{"volume":"45","issue":"3","first_page":"668","last_page":"680"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.003800000064074993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-operation","display_name":"subthreshold operation","score":0.9229999780654907},{"id":"https://openalex.org/keywords/near-threshold-operation","display_name":"near-threshold operation","score":0.9229999780654907},{"id":"https://openalex.org/keywords/low-power-image-processing","display_name":"low-power image processing","score":0.531000018119812},{"id":"https://openalex.org/keywords/65-nm-cmos","display_name":"65 nm CMOS","score":0.7839999794960022},{"id":"https://openalex.org/keywords/threshold-voltage-mismatch","display_name":"threshold voltage mismatch","score":0.7129999995231628},{"id":"https://openalex.org/keywords/current-drivability","display_name":"current drivability","score":0.7879999876022339},{"id":"https://openalex.org/keywords/energy-dissipation","display_name":"energy dissipation","score":0.7419999837875366}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5407888889312744},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.508560299873352},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.4816792905330658},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.4697209894657135},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4643877446651459},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31919538974761963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25381767749786377},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13476699590682983},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12882044911384583}],"mesh":[],"locations_count":8,"locations":[{"id":"doi:10.1109/jssc.2009.2039684","doi":"https://doi.org/10.1109/jssc.2009.2039684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2039684","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire/2f29ef58-2a89-4a04-8b25-b848a135435b","doi":null,"is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/2f29ef58-2a89-4a04-8b25-b848a135435b","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Pu, Y, Pineda de Gyvez, J, Corporaal, H & Ha, Y 2010, 'An ultra-low-energy multi-standard JPEG co-processor in 65 nm CMOS with sub/near threshold supply voltage', IEEE Journal of Solid-State Circuits, vol. 45, no. 3, pp. 668-680. https://doi.org/10.1109/JSSC.2009.2039684","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.666.6093","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.666.6093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://alexandria.tue.nl/openaccess/Metis245303.pdf","raw_type":"text"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/81956","doi":null,"is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/81956","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Article"},{"id":"pmh:694582","doi":null,"is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=694582","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9200","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:694582","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/694582","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9200","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:library.tue.nl:694582","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/694582","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits IEEE Journal of Solid-State Circuits IEEE Journal of Solid-State Circuits IEEE Journal of Solid-State Circuits, 45(3), 668","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:tue:oai:pure.tue.nl:publications/2f29ef58-2a89-4a04-8b25-b848a135435b","doi":null,"is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/2f29ef58-2a89-4a04-8b25-b848a135435b","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits, 45(3), 668 - 680. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire/2f29ef58-2a89-4a04-8b25-b848a135435b","doi":null,"is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/2f29ef58-2a89-4a04-8b25-b848a135435b","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Pu, Y, Pineda de Gyvez, J, Corporaal, H & Ha, Y 2010, 'An ultra-low-energy multi-standard JPEG co-processor in 65 nm CMOS with sub/near threshold supply voltage', IEEE Journal of Solid-State Circuits, vol. 45, no. 3, pp. 668-680. https://doi.org/10.1109/JSSC.2009.2039684","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6773999929428101}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1607087355","https://openalex.org/W1841730948","https://openalex.org/W1967171495","https://openalex.org/W2002038549","https://openalex.org/W2017195664","https://openalex.org/W2017216250","https://openalex.org/W2031337889","https://openalex.org/W2057899754","https://openalex.org/W2078755136","https://openalex.org/W2095913060","https://openalex.org/W2097825079","https://openalex.org/W2101466451","https://openalex.org/W2106050980","https://openalex.org/W2108312065","https://openalex.org/W2111372718","https://openalex.org/W2118396866","https://openalex.org/W2133256259","https://openalex.org/W2140196014","https://openalex.org/W2140823559","https://openalex.org/W2161380844","https://openalex.org/W2166252221","https://openalex.org/W4230854430","https://openalex.org/W4239145761","https://openalex.org/W4244465096","https://openalex.org/W6650729477","https://openalex.org/W6658152620"],"related_works":["https://openalex.org/W2031337889","https://openalex.org/W7073753670","https://openalex.org/W2372809573","https://openalex.org/W2023751094","https://openalex.org/W1491082069","https://openalex.org/W2133041543","https://openalex.org/W1607087355","https://openalex.org/W1995740882","https://openalex.org/W2159507269","https://openalex.org/W2065045880"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,39,55,93,130,149,167],"design":[3],"technique":[4],"for":[5,23,80],"(near)":[6],"subthreshold":[7,85,117],"operation":[8],"that":[9,59],"achieves":[10],"ultra":[11],"low":[12],"energy":[13,121,143,159],"dissipation":[14,122,160],"at":[15,136,172],"throughputs":[16],"of":[17,44,71,104,123,133],"up":[18],"to":[19,34,41,61,141,147,193],"100":[20],"MB/s":[21],"suitable":[22],"digital":[24],"consumer":[25],"electronic":[26],"applications.":[27],"Our":[28,188],"approach":[29],"employs":[30],"i)":[31],"architecture-level":[32],"parallelism":[33],"compensate":[35],"throughput":[36,177],"degradation,":[37],"ii)":[38],"configurableVTbalancer":[40],"mitigate":[42],"theVTmismatch":[43],"nMOS":[45],"and":[46,53,75,110,197],"pMOS":[47],"transistors":[48],"operating":[49,114],"in":[50,83,115],"sub/near":[51],"threshold,":[52],"iii)":[54],"fingered-structured":[56],"parallel":[57],"transistor":[58],"exploitsVTmismatch":[60],"improve":[62],"current":[63],"drivability.":[64],"Additionally,":[65],"we":[66],"describe":[67],"the":[68,72,84,105,116,155,158],"selection":[69],"procedure":[70],"standard":[73],"cells":[74],"how":[76],"they":[77],"were":[78],"modified":[79],"higher":[81],"reliability":[82],"regime.":[86],"All":[87],"these":[88],"concepts":[89],"are":[90],"demonstrated":[91],"usingSubJPEG,":[92],"1.4":[94],"\u00d71.4":[95],"mm265":[96],"nm":[97],"CMOS":[98],"standard-VTmulti-standard":[99],"JPEG":[100],"co-processor.":[101],"Measurement":[102],"results":[103],"discrete":[106],"cosine":[107],"transform":[108],"(DCT)":[109],"quantization":[111],"processing":[112],"engines,":[113],"regime,":[118],"show":[119],"an":[120],"only":[124],"0.75":[125],"pJ":[126,163],"per":[127,164],"cycle":[128,165],"with":[129,166],"supply":[131,170],"voltage":[132,171],"0.4":[134],"V":[135,151,169],"2.5":[137],"MHz.":[138,174],"This":[139],"leads":[140],"8.3\u00d7":[142],"reduction":[144],"when":[145],"compared":[146],"using":[148],"1.2":[150],"nominal":[152],"supply.":[153],"In":[154],"near-threshold":[156],"regime":[157],"is":[161,190],"1.0":[162],"0.45":[168],"4.5":[173],"The":[175],"system":[176],"can":[178],"meet":[179],"15":[180],"fps":[181],"640":[182],"\u00d7":[183],"480":[184],"pixel":[185],"VGA":[186],"standard.":[187],"methodology":[189],"largely":[191],"applicable":[192],"designing":[194],"other":[195],"sound/graphic":[196],"streaming":[198],"processors.":[199]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":14}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}