{"id":"https://openalex.org/W2159495356","doi":null,"title":"Technology portable, 0.04mm 2 , Ghz-rate \u0394\u03a3 modulators in 65nm and 45nm CMOS","display_name":"Technology portable, 0.04mm 2 , Ghz-rate \u0394\u03a3 modulators in 65nm and 45nm CMOS","publication_year":2009,"publication_date":"2009-06-16","ids":{"openalex":"https://openalex.org/W2159495356","mag":"2159495356"},"language":"en","primary_location":{"id":"mag:2159495356","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005205308","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Symposium on VLSI Circuits","raw_type":null},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022153449","display_name":"Robert H. M. van Veldhoven","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Robert H. M. van Veldhoven","raw_affiliation_strings":["NXP Semiconductor, High Tech Campus 37, office 2.017, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductor, High Tech Campus 37, office 2.017, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110236966","display_name":"Nicolo Nizza","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nicol\u00f2 Nizza","raw_affiliation_strings":["NXP Semiconductor, High Tech Campus 37, office 2.017, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductor, High Tech Campus 37, office 2.017, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055556201","display_name":"Lucien J. Breems","orcid":"https://orcid.org/0000-0001-6984-4162","observed_orcids":["https://orcid.org/0000-0001-6984-4162"]},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Lucien J. Breems","raw_affiliation_strings":["NXP Semiconductor, High Tech Campus 37, office 2.017, Eindhoven, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-6984-4162","affiliations":[{"raw_affiliation_string":"NXP Semiconductor, High Tech Campus 37, office 2.017, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I109147379"],"apc_list":null,"apc_paid":null,"fwci":0.4685,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61879524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"72","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sigma-delta-modulator","display_name":"sigma-delta modulator","score":0.8820000290870667},{"id":"https://openalex.org/keywords/one-bit-quantization","display_name":"1-bit quantization","score":0.7829999923706055},{"id":"https://openalex.org/keywords/65-nm-cmos","display_name":"65 nm CMOS","score":0.7960000038146973},{"id":"https://openalex.org/keywords/45-nm-cmos","display_name":"45 nm CMOS","score":1.0},{"id":"https://openalex.org/keywords/reduction-of-area","display_name":"area reduction","score":0.625},{"id":"https://openalex.org/keywords/control-loop-stability","display_name":"loop stability","score":0.9399999976158142},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"noise shaping","score":0.9639999866485596},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"analog-to-digital converter","score":0.6949999928474426}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7814439535140991},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6658554077148438},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5799819827079773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.46360599994659424},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.45493799448013306},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.44934898614883423},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.4365350008010864},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.41297537088394165},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3776724636554718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.350441575050354},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09651309251785278},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2159495356","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005205308","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Symposium on VLSI Circuits","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W263933317","https://openalex.org/W1497540443"],"related_works":["https://openalex.org/W2138607599","https://openalex.org/W2998094342","https://openalex.org/W2985726535","https://openalex.org/W2946561537","https://openalex.org/W2511505113","https://openalex.org/W1560913276","https://openalex.org/W2027981717","https://openalex.org/W2105712717","https://openalex.org/W2151467850","https://openalex.org/W2086327120"],"abstract_inverted_index":{"An":[0],"area":[1],"reducing":[2],"design":[3,8],"methodology":[4],"is":[5,53],"used":[6],"to":[7],"three":[9],"0.04mm2,":[10],"5th":[11],"order,":[12],"1-bit,":[13],"\u03a3\u0394":[14],"modulators.":[15],"A":[16],"1.2V/65nm":[17],"chip":[18,30],"contains":[19,31],"a":[20,28,32,51,62],"feedback":[21],"(FB)":[22],"modulator":[23,37,42],"sampled":[24,38],"at":[25,39],"1GHz,":[26],"and":[27,34,68],"1.1V/45nm":[29],"FB":[33],"feed-forward":[35],"(FF)":[36],"1.5Ghz.":[40],"Each":[41],"achieves":[43],"an":[44],"SNR":[45],"of":[46],"60dB":[47],"in":[48,61],"15MHz.":[49],"Furthermore":[50],"method":[52],"presented,":[54],"which":[55],"perfectly":[56],"compensates":[57],"for":[58],"excess":[59],"phase":[60],"\u03a3\u0394loop,":[63],"without":[64],"compromising":[65],"loop":[66],"stability":[67],"noise":[69],"shaping.":[70]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2016-06-24T00:00:00"}